A visual cortex-inspired edge neuromorphic hardware architecture with on-chip multi-layer STDP learning

被引：0

作者：

He, Junxian ^{[1
]}

Tian, Min ^{[1
]}

Jiang, Ying ^{[1
]}

Wang, Haibing ^{[1
]}

Wang, Tengxiao ^{[1
]}

Zhou, Xichuan ^{[1
]}

Liu, Liyuan ^{[2
]}

Wu, Nanjian ^{[2
]}

Wang, Ying ^{[3
]}

Shi, Cong ^{[1
,4
]}

机构：

[1] The School of Microelectronics and Communication Engineering, Chongqing University, Chongqing, 400044, China

[2] The State Key Laboratory for Superlattices and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences, Beijing, 100083, China

[3] The State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, 100190, China

[4] The Key Laboratory of Dependable Service Computing in Cyber Physical Society, Chongqing University, Ministry of Education, Chongqing,400044, China

来源：

Computers and Electrical Engineering | 2024年 / 120卷

关键词：

D O I：

10.1016/j.compeleceng.2024.109806

中图分类号：

学科分类号：

摘要：

Analog storage - Convolutional neural networks - Digital storage - Frequency bands - Image coding - Image texture - Multilayer neural networks - Neurons - Reconfigurable architectures - Reconfigurable hardware - Supervised learning - System-on-chip - Unsupervised learning

引用

共 9 条

[1] Implementation of multi-layer neural network system for neuromorphic hardware architecture
Sun, Wookyung
Park, Junhee
Jo, Sumin
Lee, Jungwon
Shin, Hyungsoon
[J]. 2019 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2019, : 312 - 313
[2] A Hardware-Based Approach for Implementing Biological Visual Cortex-Inspired Image Learning and Recognition
Lu, Wenchao
Chen, Wenbo
Li, Yibo
Kaake, Ahmed
Jha, Rashmi
[J]. 2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 1001 - 1004
[3] An Edge Neuromorphic Hardware With Fast On-Chip Error-Triggered Learning on Compressive Sensed Spikes
Shi, Cong
Zhang, Jingya
Wang, Tengxiao
Zhong, Zhengqing
He, Junxian
Gao, Haoran
Yu, Jianyi
Li, Ping
Tian, Min
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (07) : 2665 - 2669
[4] A Multi-Layer Parallel Hardware Architecture for Homomorphic Computation in Machine Learning
Xin, Guozhu
Zhao, Yifan
Han, Jun
[J]. 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
[5] Efficient On-Chip Learning of Multi-Layer Perceptron Based on Neuron Multiplexing Method
Zhang, Zhenyu
Wang, Guangsen
Wang, Kang
Gan, Bo
Chen, Guoyong
[J]. ELECTRONICS, 2023, 12 (17)
[6] A Novel Edge-based Multi-Layer Hierarchical Architecture for Federated Learning
De Rango, Floriano
Guerrieri, Antonio
Raimondo, Pierfrancesco
Spezzano, Giandomenico
[J]. 2021 IEEE INTL CONF ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING, INTL CONF ON PERVASIVE INTELLIGENCE AND COMPUTING, INTL CONF ON CLOUD AND BIG DATA COMPUTING, INTL CONF ON CYBER SCIENCE AND TECHNOLOGY CONGRESS DASC/PICOM/CBDCOM/CYBERSCITECH 2021, 2021, : 221 - 225
[7] On-Chip Error-Triggered Learning of Multi-Layer Memristive Spiking Neural Networks
Payvand, Melika
Fouda, Mohammed E.
Kurdahi, Fadi
Eltawil, Ahmed M.
Neftci, Emre O.
[J]. IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2020, 10 (04) : 522 - 535
[8] Hardware Architecture and Algorithm Co-design for Multi-Layer Photonic Neuromorphic Network with Excitable VCSELs-SA
Xiang, Shuiying
Ren, Zhenxing
Zhang, Yahui
Guo, Xingxing
Song, Ziwei
Wen, Aijun
Hao, Yue
[J]. 2020 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXPOSITION (OFC), 2020,
[9] A Low-Power Hardware Architecture for On-Line Supervised Learning in Multi-Layer Spiking Neural Networks
Zheng, Nan
Mazumder, Pinaki
[J]. 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,

← 1 →