3D quality information extraction technology for SMT solder joint of chip components

被引：0
|
作者：
Zhao, Hui-Huang [1 ]
Zhou, De-Jian [2 ,3 ]
Huang, Chun-Yue [3 ]
机构：
[1] School of Electronical and Mechanical Engineering, Xidian University, Xi'an 710071, China
[2] Department of Mechanical Engineering, Guangxi University of Technology, Liuzhou 545006, China
[3] School of Mechanical and Electrical Engineering, Guilin University of Electronic Technology, Guilin 541004, China
来源：
Jisuanji Jicheng Zhizao Xitong/Computer Integrated Manufacturing Systems, CIMS | 2010年 / 16卷 / 08期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1714 / 1719
相关论文
共 50 条
  • [21] A study of electromigration in 3D flip chip solder joint using numerical simulation of heat flux and current density
    Lee, TYT
    Lee, TY
    Tu, KN
    51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 558 - 563
  • [22] IMC growth reaction and its effects on solder joint thermal cycling reliability of 3D chip stacking packaging
    Chen, Wen-Hwa
    Yu, Ching-Feng
    Cheng, Hsien-Chie
    Tsai, Yu-min
    Lu, Su-Tsai
    MICROELECTRONICS RELIABILITY, 2013, 53 (01) : 30 - 40
  • [23] Pneumatic Pump Chip by 3D Printing Technology
    Wang, Jingyi
    Yao, Ping
    Jiao, Niandong
    Tung, Steve
    Liu, Lianqing
    Wang, Jingyi
    Yao, Ping
    2015 INTERNATIONAL CONFERENCE ON MANIPULATION, MANUFACTURING AND MEASUREMENT ON THE NANOSCALE (3M-NANO), 2015, : 240 - 244
  • [24] The Size Dependency of Full IMC Solder Joint for 3D Interconnection
    Mo, Liping
    Wu, Fengshun
    Liu, Changqing
    Xia, Weisheng
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 839 - 843
  • [25] Joint Properties of Solder Capped Copper Pillars for 3D Packaging
    Sa, Yoon-Ki
    Yoo, Sehoon
    Shin, Yue-Seon
    Han, Min-Kyu
    Lee, Chang-Woo
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 2019 - 2024
  • [26] Wide Bus Chip-to-Chip Interconnection Technology Using Fine Pitch Bump Joint Array for 3D LSI Chip Stacking
    Aoyagi, Masashiro
    Imura, Fumito
    Nemoto, Shunsuke
    Watanabe, Naoya
    Kato, Fumiki
    Kikuchi, Katsuya
    Nakagawa, Hiroshi
    Hagimoto, Michiya
    Uchida, Hiroyuki
    Matsumoto, Yukoh
    2012 2ND IEEE CPMT SYMPOSIUM JAPAN, 2012,
  • [27] 3D solder joint reconstruction on SMD based on 2D images
    Vitoriano, Pedro M.A.
    Amaral, Tito G.
    SMT Surface Mount Technology Magazine, 2016, 31 (06): : 82 - 93
  • [28] 3D chip stack technology using through-chip interconnects
    Benkart, P
    Heittmann, A
    Huebner, H
    Ramacher, U
    Kaiser, A
    Munding, A
    Bschorr, M
    Pfleiderer, HJ
    Kohn, E
    IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (06): : 512 - 518
  • [29] SMT SOLDER PASTE DEPOSIT INSPECTION BASED ON 3D PMP AND 2D IMAGE FEATURES FUSION
    Luo, Bing
    Zhang, Li-Yun
    PROCEEDINGS OF THE 2010 INTERNATIONAL CONFERENCE ON WAVELET ANALYSIS AND PATTERN RECOGNITION, 2010, : 190 - 194
  • [30] Study of shear locking effect on 3D solder joint reliability analysis
    Huang, Y. W.
    Chiang, K. N.
    JOURNAL OF MECHANICS, 2022, 38 : 176 - 184
12345