Oxide liner, barrier and seed layers, and Cu plating of blind through silicon vias (TSVs) on 300 mm wafers for 3D IC integration

被引：7
|
作者：
Wu, Chien-Ying [1 ]
Chen, Shang-Chun [1 ]
Tzeng, Pei-Jer [1 ]
Lau, John H. [1 ]
Hsu, Yi-Feng [1 ]
Chen, Jui-Chin [1 ]
Hsin, Yu-Chen [1 ]
Chen, Chien-Chou [1 ]
Shen, Shang-Hung [1 ]
Lin, Cha-Hsin [1 ]
Ku, Tzu-Kun [1 ]
Kao, Ming-Jer [1 ]
机构：
[1] Electronics and Optoelectronics Research Laboratories, Industrial Technology Research Institute (ITRI), Chutung, Hsinchu, Taiwan
来源：
Journal of Microelectronics and Electronic Packaging | 2012年 / 9卷 / 01期
关键词：
All Open Access; Bronze;
D O I：
10.4071/imaps.308
中图分类号：
学科分类号：
摘要：
20
引用
收藏
页码：31 / 36
相关论文
共 35 条
  • [1] Direct Cu Plating of High Aspect Ratio Through Silicon Vias (TSVs) with Ru Seed on 300 mm Wafer
    Wafula, Fred
    Pattanaik, Gyanaranjan
    Enloe, Jack
    Hummler, Klaus
    Sapp, Brian
    2014 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC), 2014, : 143 - 145
  • [2] 3D CHIP INTEGRATION WITH THROUGH SILICON-VIAS (TSVs)
    Birla, Shilpi
    Shukla, Neeraj Kr.
    Singh, R. K.
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON ADVANCED COMPUTER THEORY AND ENGINEERING (ICACTE 2009), VOLS 1 AND 2, 2009, : 1175 - 1180
  • [3] Electrical Characterization of Through Silicon Vias (TSVs) with an On Chip Bus Driver for 3D IC Integration
    Sheu, S. S.
    Lin, Z. H.
    Lin, C. S.
    Lau, J. H.
    Lee, S. H.
    Su, K. L.
    Ku, T. K.
    Wu, S. H.
    Hung, J. F.
    Chen, P. S.
    Lai, S. J.
    Lo, W. C.
    Kao, M. J.
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 851 - 856
  • [4] A Novel Circuit Model for Multiple Through Silicon Vias (TSVs) in 3D IC
    Yi, Yang
    Zhou, Yaping
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [5] Impact of Barrier Integrity on Liner Reliability in 3D Through Silicon Vias
    Li, Yunlong
    Civale, Yann
    Oba, Yoshiyuki
    Cockburn, Andrew
    Park, Jin Hee
    Beyne, Eric
    De Wolf, Ingrid
    Croes, Kristof
    2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
  • [6] Effects of TSVs (through-silicon vias) on thermal performances of 3D IC integration system-in-package (SiP)
    Lau, John H.
    Yue, Tang Gong
    MICROELECTRONICS RELIABILITY, 2012, 52 (11) : 2660 - 2669
  • [7] Low-loss through silicon Vias (TSVs) for RF system 3D integration
    Fei, Xinxing
    Wang, Yong
    Wei, Wei
    2022 IEEE 10TH ASIA-PACIFIC CONFERENCE ON ANTENNAS AND PROPAGATION, APCAP, 2022,
  • [8] Low-loss through silicon Vias (TSVs) and transmission lines for 3D optoelectronic integration
    Wang, Shuxiao
    Wang, Qing
    Liu, Yufei
    Jia, Lianxi
    Yu, Mingbin
    Sun, Peng
    Geng, Fei
    Cai, Yan
    Tu, Zhijuan
    MICROELECTRONIC ENGINEERING, 2021, 238
  • [9] Integration of TSVs, wafer thinning and backside passivation on full 300mm CMOS wafers for 3D applications
    Jourdain, Anne
    Buisson, Thibault
    Phommahaxay, Alain
    Redolfi, Augusto
    Thangaraju, Sarasvathi
    Travaly, Youssef
    Beyne, Eric
    Swinnen, Bart
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1122 - 1125
  • [10] Thermal reliability analysis and optimization of polymer insulating through-silicon-vias (TSVs) for 3D integration
    ShunAn Zhong
    ShiWei Wang
    QianWen Chen
    YingTao Ding
    Science China Technological Sciences, 2014, 57 : 128 - 135
1234