Quantum-dot logic circuits based on the shared binary-decision diagram

被引:0
|
作者
Yamada, Takashi [1 ]
Kinoshita, Yoshitaka [1 ]
Kasai, Seiya [1 ]
Hasegawa, Hideki [1 ,2 ]
Amemiya, Yoshihito [1 ]
机构
[1] Department of Electrical Engineering, Hokkaido University, Kita 13, Nishi 8, Sapporo 060-8628, Japan
[2] Research Center for Interface Quantum Electronics, Hokkaido University, Kita 13, Nishi 8, Sapporo 060-8628, Japan
关键词
714.2 Semiconductor Devices and Integrated Circuits - 721.2 Logic Elements - 723.5 Computer Applications;
D O I
10.1143/jjap.40.4485
中图分类号
学科分类号
摘要
引用
收藏
页码:4485 / 4488
相关论文
共 50 条
  • [31] LINES OF INTERACTING QUANTUM-DOT CELLS - A BINARY WIRE
    LENT, CS
    TOUGAW, PD
    [J]. JOURNAL OF APPLIED PHYSICS, 1993, 74 (10) : 6227 - 6233
  • [32] A Simulation of Basic Logic Circuit Based on Ternary Quantum-Dot Cellular Automata
    Ying Shi-Yan
    Pei Tai-Yi
    Xiao Lin-Rong
    [J]. 2011 30TH CHINESE CONTROL CONFERENCE (CCC), 2011, : 5324 - 5327
  • [33] A Ternary Decision Diagram (TDD)-Based Synthesis Approach for Ternary Logic Circuits
    Rani P.M.N.
    Kole A.
    Datta K.
    [J]. Journal of The Institution of Engineers (India): Series B, 2019, 100 (04) : 295 - 307
  • [34] Binary to gray and gray to binary converter in quantum-dot cellular automata
    Karkaj, Ehsan Taher
    Heikalabad, Saeed Rasouli
    [J]. OPTIK, 2017, 130 : 981 - 989
  • [35] A cell-based design approach for RSFQ circuits based on binary decision diagram
    Koshiyama, J
    Yoshikawa, N
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2001, 11 (01) : 263 - 266
  • [36] Quantum-dot based photonic quantum networks
    Lodahl, Peter
    [J]. QUANTUM SCIENCE AND TECHNOLOGY, 2018, 3 (01):
  • [37] Novel Efficient Adder Circuits for Quantum-Dot Cellular Automata
    Sayedsalehi, Samira
    Moaiyeri, Mohammad Hossein
    Navi, Keivan
    [J]. JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2011, 8 (09) : 1769 - 1775
  • [38] Methodology for Automated Design of Quantum-Dot Cellular Automata Circuits
    Liolis, Orestis
    Mardiris, Vassilios A.
    Karafyllidis, Ioannis G.
    Cotofana, Sorin
    Sirakoulis, Georgios Ch.
    [J]. IEEE OPEN JOURNAL OF NANOTECHNOLOGY, 2023, 4 : 162 - 171
  • [39] Top-down RSFQ logic design based on a binary decision diagram
    Yoshikawa, N
    Koshiyama, J
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2001, 11 (01) : 1098 - 1101
  • [40] Method based on directed graph and binary decision diagram to break logic loops
    Yuan, S.
    Huifang, M.
    [J]. KERNTECHNIK, 2019, 84 (06) : 488 - 499