Design and implementation of multi-thread processor's instruction dual-issue structure

被引：0
|
作者：
Zhu, Cheng-Bo [1 ]
Sun, Cai-Xia [1 ]
Wang, Yong-Wen [1 ]
机构：
[1] College of Computer, National Univ of Defense Technology, Changsha, Hunan 410073, China
来源：
Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences | 2013年 / 40卷 / 11 SUPPL.期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：44 / 50
相关论文
共 50 条
  • [21] Packet Processing with Blocking For Bursty Traffic on Multi-thread Network Processor
    Chang, Yeim-Kuan
    Kuo, Fang-Chen
    HPSR: 2009 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE SWITCHING AND ROUTING, 2009, : 160 - 165
  • [22] An implementation of sorting algorithm based on java multi-thread technology
    Wang, Deming
    Zhang, Xiuqiong
    Men, Tao
    Wang, Minrong
    Qin, Hongying
    Proceedings - 2012 International Conference on Computer Science and Electronics Engineering, ICCSEE 2012, 2012, 1 : 629 - 632
  • [23] A low-cost synthesizable RISC-V dual-issue processor core leveraging the compressed Instruction Set Extension
    Patsidis, Karyofyllis
    Konstantinou, Dimitris
    Nicopoulos, Chrysostomos
    Dimitrakopoulos, Giorgos
    MICROPROCESSORS AND MICROSYSTEMS, 2018, 61 : 1 - 10
  • [24] The design and implementation of automata-based testing environment for Java']Java multi-thread programs
    Seo, HS
    Chung, IS
    Kim, BM
    Kwon, YR
    APSEC 2001: EIGHTH ASIA-PACIFIC SOFTWARE ENGINEERING CONFERENCE, PROCEEDINGS, 2001, : 221 - 228
  • [25] Effect of core thread tension on structure and quality of multi-thread boucle yarn
    Alshukur, Malek
    Sun, Danmei
    INDIAN JOURNAL OF FIBRE & TEXTILE RESEARCH, 2016, 41 (04) : 367 - 372
  • [26] Direct Multi-Thread Adaptive Control With Attracting Manifold Design
    Hoobler, Richard D.
    Akella, Maruthi R.
    INTERNATIONAL JOURNAL OF ADAPTIVE CONTROL AND SIGNAL PROCESSING, 2025, 39 (01) : 45 - 55
  • [27] Design of Multi-thread based Scheme in a Flash Translation Layer
    Kim, Jin-Tae
    Shin, Dong-Geun
    11TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY, VOLS I-III, PROCEEDINGS,, 2009, : 52 - 55
  • [28] Performance Analysis of ARM Architecture Based Mobile Processor with Multi-thread Image Compression
    Aslan, Selcuk
    Kiroglu, Taha Yasir
    2019 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND ENGINEERING (UBMK), 2019, : 378 - 381
  • [29] A multi-thread approach reducing program execution time in a heterogeneous reconfigurable multi-processor architecture
    Thor, M
    JOURNAL OF SYSTEMS ARCHITECTURE, 1997, 43 (1-5) : 143 - 153
  • [30] Implementation of multi-thread based Intrusion Prevention System for IPv6
    Lim, Jae-Deok
    Kim, Young-Ho
    Jung, Bo-Heung
    Kim, Ki-Young
    Kim, Jeong-Nyeo
    Lee, Choel-Hoon
    2007 INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION AND SYSTEMS, VOLS 1-6, 2007, : 2114 - 2117
12345