Design and implementation of multi-thread processor's instruction dual-issue structure

被引：0
|
作者：
Zhu, Cheng-Bo [1 ]
Sun, Cai-Xia [1 ]
Wang, Yong-Wen [1 ]
机构：
[1] College of Computer, National Univ of Defense Technology, Changsha, Hunan 410073, China
来源：
Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences | 2013年 / 40卷 / 11 SUPPL.期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：44 / 50
相关论文
共 50 条
  • [1] Design and Implementation of an Energy Efficient Dual-Issue Processor
    Zhang X.
    Liu L.
    Wang C.
    Jiang S.
    Yi J.
    Beijing Daxue Xuebao (Ziran Kexue Ban)/Acta Scientiarum Naturalium Universitatis Pekinensis, 2023, 59 (04): : 555 - 562
  • [2] Design of Instruction Decode Logic for Dual-issue Superscalar Processor Based on LEON2
    Yang, Xue
    Yu, Lixin
    Zhuang, Wei
    Wu, Yingpan
    Hao, Li
    2013 IEEE THIRD INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - BERLIN (ICCE-BERLIN), 2013,
  • [3] Design and Implementation of Multi-Thread Interaction Based on Android
    Liu, Lei
    Gu, Rui
    Xu, Bin
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON MANAGEMENT AND ENGINEERING (CME 2014), 2014, : 11 - 18
  • [4] Design and Realization of Multi-Thread Structure for an LLRP Server
    Kim, Yun-Ho
    Lee, Tae-Yeong
    Seong, Yeong Rak
    Oh, Ha-Ryoung
    APPLIED MATHEMATICS & INFORMATION SCIENCES, 2012, 6 (03): : 1117 - 1123
  • [5] Energy Efficient Dual-Issue Processor for Embedded Applications
    Lozano, Hanni B.
    Ito, Mabo
    2015 IEEE 12TH INTERNATIONAL CONFERENCE ON NETWORKING, SENSING AND CONTROL (ICNSC), 2015, : 544 - 549
  • [6] A dual-issue RISC processor for multimedia signal processing
    Sato, H
    Yoshida, T
    Matsuo, M
    Kengaku, T
    Tsuchihashi, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (09) : 1374 - 1381
  • [7] A multi-thread processor architecture based on the continuation model
    Matsuzaki, T
    Amamiya, S
    Izumi, M
    Amamiya, M
    INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS, 2005, : 83 - 90
  • [8] Multithreading and Interprocessor Communication in a Dual-Issue Pipelined Processor
    Manjikian, Naraig
    Roth, Jonathan
    2008 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2008, : 33 - 36
  • [9] Design of a 32-Bit RISC processor with dual-issue and dual-pipeline architecture
    Huang, Xiaoping
    Fan, Xiaoya
    Zhang, Shengbing
    Shi, Liwen
    Xibei Gongye Daxue Xuebao/Journal of Northwestern Polytechnical University, 2011, 29 (01): : 6 - 11
  • [10] Multi-thread VLIW processor architecture for HDTV decoding
    Kim, H
    Yang, WS
    Shin, MC
    Min, SJ
    Bae, SO
    Park, IC
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 559 - 562
12345