An optimization algorithm for minimizing crosstalk in VLSI circuit's physical design

被引：0
|
作者：
Zhang, X. [1 ]
Zhao, M. [1 ]
Fan, M. [1 ]
Li, C.-H. [1 ]
Yu, J.-B. [1 ]
Huang, J. [1 ]
机构：
[1] Information Center, Univ. Electron. Sci. Technol. China, Chengdu 610054, China
来源：
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics | 2001年 / 13卷 / 04期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
7
引用
收藏
页码：289 / 293
相关论文
共 50 条
  • [1] Optimization of Cell-based VLSI Circuit Design using a Genetic Algorithm: Design Approach
    Wankhede, Manisha V.
    Deshmukh, Amol Y.
    IMECS 2009: INTERNATIONAL MULTI-CONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2009, : 1599 - +
  • [2] AN OPTIMIZATION ALGORITHM BASED ON GRID-GRAPHS FOR MINIMIZING INTERCONNECT DELAY IN VLSI LAYOUT DESIGN
    Khalil-Hani, Mohamed
    Shaikh-Husin, Nasir
    MALAYSIAN JOURNAL OF COMPUTER SCIENCE, 2009, 22 (01) : 19 - 33
  • [3] Multiscale optimization in VLSI physical design automation
    Chan, TF
    Cong, J
    Shinnerl, JR
    Sze, K
    Xie, M
    Zhang, Y
    MULTISCALE OPTIMIZATION METHODS AND APPLICATIONS, 2006, 82 : 1 - +
  • [4] Progress of Placement Optimization for Accelerating VLSI Physical Design
    Qiu, Yihang
    Xing, Yan
    Zheng, Xin
    Gao, Peng
    Cai, Shuting
    Xiong, Xiaoming
    ELECTRONICS, 2023, 12 (02)
  • [5] Design Methodologies and Circuit Optimization Techniques for Low Power CMOS VLSI Design
    Geetha, B. T.
    Padmavathi, B.
    Perumal, V
    2017 IEEE INTERNATIONAL CONFERENCE ON POWER, CONTROL, SIGNALS AND INSTRUMENTATION ENGINEERING (ICPCSI), 2017, : 1759 - 1763
  • [6] SOME COMBINATORIAL OPTIMIZATION PROBLEMS ARISING FROM VLSI CIRCUIT DESIGN
    刘彦佩
    Applied Mathematics:A Journal of Chinese Universities, 1993, (02) : 218 - 235
  • [7] Timing and area optimization for standard-cell VLSI circuit design
    AT&T Bell Lab, Murray Hill, United States
    IEEE Trans Comput Aided Des Integr Circuits Syst, 3 (308-320):
  • [8] Performance spread optimization of MOS VLSI circuit by statistical parameter design
    Chen, HM
    Samudra, GS
    Chan, DSH
    Ibrahim, Y
    ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS, 1999, : 64 - 67
  • [9] A structure based clustering algorithm with applications to VLSI physical design
    Li, JH
    Behjat, L
    Schiffner, B
    FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 270 - 274
  • [10] A delay line circuit design for crosstalk minimization using genetic algorithm
    Chung, Chaeho
    Lee, Soobum
    Kwak, Byung Man
    Kim, Gawon
    Kim, Joungho
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (03) : 578 - 583
12345