共 50 条
- [31] Compression of VLSI test data by arithmetic coding 19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2004, : 150 - 157
- [34] Data compression through adaptive Huffman coding scheme IEEE 2000 TENCON PROCEEDINGS, VOLS I-III: INTELLIGENT SYSTEMS AND TECHNOLOGIES FOR THE NEW MILLENNIUM, 2000, : A187 - A190
- [36] BIST scheme based on two-dimensional test data compression Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2009, 21 (04): : 481 - 486
- [37] A test data compression scheme for reducing power based on OLELC and NBET ADVANCED INTELLIGENT COMPUTING THEORIES AND APPLICATIONS, PROCEEDINGS: WITH ASPECTS OF THEORETICAL AND METHODOLOGICAL ISSUES, 2008, 5226 : 728 - 735
- [39] A coding-based configurable and asymmetrical redundancy scheme for 3-D interconnects 2014 9TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2014,
- [40] Test generation for test compression based on statistical coding IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2002, E85D (10): : 1466 - 1473