共 50 条
- [31] Verification of parameterized systems using logic program transformations TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, 2000, 1785 : 172 - 187
- [37] Symbolic Verification and Analysis of Discrete Timed Systems Formal Methods in System Design, 2003, 23 : 67 - 108
- [38] Insertion Modeling and Symbolic Verification of Large Systems SDL 2015: MODEL-DRIVEN ENGINEERING FOR SMART CITIES, 2015, 9369 : 3 - 18
- [39] Verification of safety properties PARTIAL-ORDER METHODS FOR THE VERIFICATION OF CONCURRENT SYSTEMS, 1996, 1032 : 85 - 102
- [40] Verification of CTLBDI Properties by Symbolic Model Checking 2019 26TH ASIA-PACIFIC SOFTWARE ENGINEERING CONFERENCE (APSEC), 2019, : 102 - 109