Reconfigurable VLSI implementation for learning vector quantization with on-chip learning circuit

被引：0
|
作者：
Zhang, Xiangyu [1 ]
An, Fengwei [1 ]
Chen, Lei [1 ]
Mattausch, Hans Jürgen [1 ]
机构：
[1] Hiroshima University, Higashihiroshima, Hiroshima,739-8530, Japan
来源：
Japanese Journal of Applied Physics | 2016年 / 55卷 / 04期
关键词：
Computational demands - Learning Vector Quantization - Low-power consumption - Machine learning applications - Massive parallelism - Self-organizing map neural network - Single instruction multiple data - VLSI implementation;
D O I：
04EF02
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] Analog VLSI implementation of support vector machine learning and classification
    Peng, Sheng-Yu
    Minch, Bradley A.
    Hasler, Paul
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 860 - +
  • [32] Learning vector quantization
    Kohonen, T.
    Neural Networks, 1988, 1 (1 SUPPL)
  • [33] An analog on-chip learning circuit architecture of the Weight Perturbation algorithm
    Diotalevi, F
    Valle, M
    Bo, GM
    Biglieri, E
    Caviglia, DD
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 419 - 422
  • [34] VLSI implementation of vector quantization using distributed arithmetic
    Cao, HQ
    Li, WP
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 2, 1996, : 668 - 671
  • [35] Circuit architecture for analog on-chip back propagation learning with local learning rate adaptation
    Univ of Genoa, Genova, Italy
    Analog Integr Circuits Signal Process, 2 (163-173):
  • [36] A Circuit Architecture for Analog On-Chip Back Propagation Learning with Local Learning Rate Adaptation
    G. M. Bo
    D. D. Caviglia
    H. Chible`
    M. Valle
    Analog Integrated Circuits and Signal Processing, 1999, 18 : 163 - 173
  • [37] A circuit architecture for analog on-chip back propagation learning with local learning rate adaptation
    Bo, GM
    Caviglia, DD
    Chiblè, H
    Valle, M
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1999, 18 (2-3) : 163 - 173
  • [38] Dynamically Reconfigurable System for LVQ-Based On-chip Learning and Recognition
    An, Fengwei
    Zhang, Xiangyu
    Chen, Lei
    Mattausch, Hans Jurgen
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1338 - 1341
  • [39] Reconfigurable Spike Routing Architectures for On-Chip Local Learning in Neuromorphic Systems
    Kornijcuk, Vladimir
    Park, Jongkil
    Kim, Guhyun
    Kim, Dohun
    Kim, Inho
    Kim, Jaewook
    Kwak, Joon Young
    Jeong, Doo Seok
    ADVANCED MATERIALS TECHNOLOGIES, 2019, 4 (01)
  • [40] On-chip learning in neurocomputers
    Card, HC
    McNeill, DK
    1996 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING - CONFERENCE PROCEEDINGS, VOLS I AND II: THEME - GLIMPSE INTO THE 21ST CENTURY, 1996, : 182 - 185
12345