Rule-Based Synthesis of Ternary Reversible Up/Down Counters

被引:0
|
作者
Khan, Mozammel H A [1 ]
机构
[1] Computer Science and Engineering Department, East West University, Aftabnagar, Dhaka,1212, Bangladesh
关键词
D O I
暂无
中图分类号
学科分类号
摘要
A ternary bijective logic function can be implemented as a reversible circuit using ternary reversible gates. These gates can be constructed using existing technologies as well as quantum technology. Considerable amount of works have been reported in the literature on synthesis of ternary reversible combinational circuits. In comparison, synthesis of ternary reversible sequiential circuits is in the infancy. In this paper, we present a truth table based rule generation and then rule based synthesis of n-qutrit ternary reversible level-triggered synchronous up/down counters. The presented method produces better circuits than those reported in the literature in terms of both quantum cost and ancilla inputs needed © 2022. IAENG International Journal of Computer Science.All Rights Reserved
引用
收藏
相关论文
共 50 条
  • [11] Rule-based and algorithmic approach for logic synthesis
    Yoshimura, Takeshi
    NEC Research and Development, 1988, (91): : 98 - 103
  • [12] A synthesis of fuzzy rule-based system verification
    Viaene, S
    Wets, G
    1998 IEEE INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS AT THE IEEE WORLD CONGRESS ON COMPUTATIONAL INTELLIGENCE - PROCEEDINGS, VOL 1-2, 1998, : 985 - 990
  • [13] A RULE-BASED AND ALGORITHMIC APPROACH FOR LOGIC SYNTHESIS
    YOSHIMURA, T
    NEC RESEARCH & DEVELOPMENT, 1988, (91): : 98 - 103
  • [14] ASYL - A RULE-BASED SYSTEM FOR CONTROLLER SYNTHESIS
    SAUCIER, G
    DEPAULET, MC
    SICARD, P
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (06) : 1088 - 1097
  • [15] A synthesis of fuzzy rule-based system verification
    Viaene, S
    Wets, G
    Vanthienen, J
    FUZZY SETS AND SYSTEMS, 2000, 113 (02) : 253 - 265
  • [16] CIRCUIT DISABLES UP DOWN COUNTERS
    PERRY, J
    EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1984, 29 (10): : 214 - 214
  • [17] Long and fast up/down counters
    Stan, MR
    Tenca, AF
    Ercegovac, MD
    IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (07) : 722 - 735
  • [18] A Rule-based Parallel Processing to Speed-Up an Application
    Basco, Jo Ryan
    Gerardo, Bobby D.
    Dofitas, Cyreneo, Jr.
    Byun, Yung-Cheol
    Tanguilig, Bartolome, III
    PROCEEDINGS OF THE 2012 IEEE 14TH INTERNATIONAL CONFERENCE ON COMMERCE AND ENTERPRISE COMPUTING (CEC 2012), 2012, : 144 - 146
  • [19] SCALING UP RULE-BASED SOFTWARE-DEVELOPMENT ENVIRONMENTS
    BARGHOUTI, NS
    KAISER, GE
    LECTURE NOTES IN COMPUTER SCIENCE, 1991, 550 : 380 - 395
  • [20] SCALING UP RULE-BASED SOFTWARE-DEVELOPMENT ENVIRONMENTS
    BARGHOUTI, NS
    KAISER, GE
    INTERNATIONAL JOURNAL OF SOFTWARE ENGINEERING AND KNOWLEDGE ENGINEERING, 1992, 2 (01) : 59 - 78