On-chip interconnect inductance extraction using fast multipole method

被引：0
|
作者：
Wang, Xiao-Li [1 ]
Luo, Xian-Jue [1 ]
机构：
[1] School of Electrical Engineering, Xi'an Jiaotong University, Xi'an 710049, China
来源：
Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering | 2008年 / 28卷 / 24期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：147 / 152
相关论文
共 50 条
  • [1] Extraction and applications of on-chip interconnect inductance
    Wong, SS
    Kim, SY
    Yue, CP
    Chang, R
    O'Mahony, F
    [J]. 2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 142 - 146
  • [2] On the extraction of on-chip inductance
    Ismail, YI
    Friedman, EG
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2003, 12 (01) : 31 - 40
  • [3] Sensitivity of interconnect delay to on-chip inductance
    Ismail, YI
    Freidman, EG
    [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 403 - 406
  • [4] Shielding effect of on-chip interconnect inductance
    El-Moursy, MA
    Friedman, EG
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (03) : 396 - 400
  • [5] Fast multipole integral equation method for VLSI interconnect inductance calculation
    Wang, Xiaoli
    Luo, Xianjue
    [J]. 2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4, 2008, : 1800 - 1803
  • [6] Fast on-chip inductance simulation using a precorrected-FFT method
    Hu, HT
    Blaauw, DT
    Zolotov, V
    Gala, K
    Zhao, M
    Panda, R
    Sapatnekar, SS
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (01) : 49 - 66
  • [7] Layout techniques for on-chip interconnect inductance reduction
    Tu, SW
    Jou, JY
    Chang, YW
    [J]. ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 269 - 273
  • [8] On-chip interconnect inductance - Friend or foe (invited)
    Wong, SS
    Yue, P
    Chang, R
    Kim, SY
    Kleveland, B
    O'Mahony, F
    [J]. 4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2003, : 389 - 394
  • [9] Global interconnect optimization in the presence of on-chip inductance
    Roy, Abinash
    Chowdhury, Masud H.
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 885 - 888
  • [10] Fast on-chip inductance extraction of VLSI including angled interconnects
    Kurokawa, A
    Hachiya, K
    Sato, T
    Tokumasu, K
    Masuda, H
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (04) : 841 - 845
12345