System I/O optimization with SoC, SiP, PCB co-design

被引：0
|
作者：
Wang, Lance [1 ]
机构：
[1] Zuken USA, Inc., 238 Littleton Road, Westford,MA, United States
来源：
Advancing Microelectronics | 2019年 / 46卷 / 06期
关键词：
Silicon - Integrated circuit design - Silicon compounds - System-in-package - System-on-chip - Timing circuits - Programmable logic controllers - Three dimensional integrated circuits;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：16 / 20
相关论文
共 50 条
  • [41] Hardware/Software Co-Design of A Dynamically Configurable SHA-3 System-on-Chip (SoC)
    Ahmed, Khaled E.
    Farag, Mohammed M.
    2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 617 - 620
  • [42] Co-Design and System for the Supercomputer "Fugaku"
    Sato, Mitsuhisa
    Kodama, Yuetsu
    Tsuji, Miwako
    Odajima, Tesuya
    IEEE MICRO, 2022, 42 (02) : 26 - 34
  • [43] Low power co-design tool and power optimization of schedules and memory system
    Guitton-Ouhamou, P
    Ben Fradj, H
    Belleudy, C
    Auguin, M
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 603 - 612
  • [44] Automated Communication and Floorpan-Aware Hardware/Software Co-Design for SoC
    Lim, Jong Bin
    Chen, Deming
    2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 128 - 133
  • [45] Constraint driven I/O planning and placement for chip-package co-design
    Xiong, Jinjun
    Wong, Yiu-Chung
    Sarto, Egino
    He, Lei
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 207 - 212
  • [46] Deep CNN Co-design for HEVC CU Partition Prediction on FPGA–SoC
    Soulef Bouaafia
    Randa Khemiri
    Seifeddine Messaoud
    Fatma Ezahra Sayadi
    Neural Processing Letters, 2022, 54 : 3283 - 3301
  • [47] Problem of consistency checking in mixed-signal SoC with IP co-design
    Yu, CC
    Lin, CH
    Li, ZY
    Luo, L
    PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN, VOL 2, 2004, : 98 - 101
  • [48] The hardware-software co-design and co-verification of SoC for an embedded home gateway
    Guo, Bing
    Shen, Yan
    Zhang, ChuanWu
    SEC 2008: PROCEEDINGS OF THE FIFTH IEEE INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING, 2008, : 288 - +
  • [49] Macro-processing Based SoC SW/HW Co-design Method
    Zhi, Zhao Hong
    PROCEEDINGS OF 2010 CROSS-STRAIT CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY, 2010, : 66 - 71
  • [50] 60GHz CMOS/PCB Co-Design And Phased Array Technology
    Laskar, J.
    Pinel, S.
    Sarkar, S.
    Sen, P.
    Perunama, B.
    Leung, M.
    Dawn, D.
    Yeh, D.
    Barale, F.
    Chuang, K.
    Iyer, G.
    Lee, J-H.
    Melet, P.
    PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 453 - 458
12345