共 31 条
- [21] Xuan Guo, Mullins R., Accelerate cycle-level full-system simulation of multi-core RISC-V systems with binary translation [J], (2020)
- [22] Marshall B, Daniel P, Thinh P., Implementing the draft RISC-V scalar cryptography extensions [C/OL], Proc of the 2020 Hardware and Architectural Support for Security and Privacy, (2020)
- [23] Marshall B, Daniel P, Thinh P., A lightweight ISE for ChaCha on RISC-V [C], Proc of the 32nd IEEE Int Conf on Application-specific Systems, Architectures and Processors (ASAP), pp. 25-32, (2021)
- [24] Babu S, Snehashri S, Deepa S, Et al., Evaluation of bit manipulation instructions in optimization of size and speed in RISC-V [C], Proc of the 34th Int Conf on VLSI Design (VLSID), pp. 54-59, (2021)
- [25] Chen Y, Hui-Hsin L, Chia-Hsuan C, Et al., Experiments and optimizations for TVM on RISC-V architectures with P extension
- [26] Proc of the 2020 Int Symp on VLSI Design, Automation and Test (VLSI-DAT), (2020)
- [27] RISC-V calling conventions [EB/OL]
- [28] Waterman A, Lee Y, Patterson D, Et al., The RISC-V instruction set manual, volume I: User-level ISA, version 2, UCB/EECS-2011−62, (2011)
- [29] Spike RISC-V ISA simulator [EB/OL]
- [30] Zhao J, Korpan B, Gonzalez A, Et al., Sonicboom: The 3rd generation Berkeley out-of-order machine [C/OL], Proc of the 4th Workshop on Computer Architecture Research with RISC-V (CARRV), (2020)