Loongson Instruction Set Architecture Technology

被引：0
|
作者：
Hu, Weiwu [1 ,2 ,3 ]
Wang, Wenxiang [3 ]
Wu, Ruiyang [3 ]
Wang, Huandong [3 ]
Zeng, Lu [3 ]
Xu, Chenghua [3 ]
Gao, Xiang [3 ]
Zhang, Fuxin [1 ,2 ,4 ]
机构：
[1] Institute of Computing Technology, Chinese Academy of Sciences, Beijing,100190, China
[2] University of Chinese Academy of Sciences, Beijing,100049, China
[3] Loongson Technology Corporation Limited, Beijing,100095, China
[4] State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing,100190, China
来源：
Jisuanji Yanjiu yu Fazhan/Computer Research and Development | 2023年 / 60卷 / 01期
关键词：
D O I：
10.7544/issn1000-1239.202220196
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：2 / 16
相关论文
共 50 条
  • [1] DISTRIBUTED INSTRUCTION SET COMPUTER ARCHITECTURE
    WANG, L
    WU, CL
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1991, 40 (08) : 915 - 934
  • [2] An Instruction Set Architecture for Machine Learning
    Chen, Yunji
    Lan, Huiying
    Du, Zidong
    Liu, Shaoli
    Tao, Jinhua
    Han, Dong
    Luo, Tao
    Guo, Qi
    Li, Ling
    Xie, Yuan
    Chen, Tianshi
    [J]. ACM TRANSACTIONS ON COMPUTER SYSTEMS, 2019, 36 (03):
  • [3] REDUCED INSTRUCTION SET COMPUTER ARCHITECTURE
    STALLINGS, W
    [J]. PROCEEDINGS OF THE IEEE, 1988, 76 (01) : 38 - 55
  • [4] Parallelism and the ARM instruction set architecture
    Goodacre, J
    Sloss, AN
    [J]. COMPUTER, 2005, 38 (07) : 42 - +
  • [5] THE POWERPC USER INSTRUCTION SET ARCHITECTURE
    DIEFENDORFF, K
    SILHA, E
    [J]. IEEE MICRO, 1994, 14 (05) : 30 - 41
  • [6] abstractPIM: Bridging the Gap Between Processing-In-Memory Technology and Instruction Set Architecture
    Eliahu, Adi
    Ben-Hur, Rotem
    Ronen, Ronny
    Kvatinsky, Shahar
    [J]. 2020 IFIP/IEEE 28TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2020, : 28 - 33
  • [7] Instruction set architecture to control instruction fetch on pipelined processors
    Okamoto, S
    Sowa, M
    [J]. 1997 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2: PACRIM 10 YEARS - 1987-1997, 1997, : 121 - 124
  • [8] THE CLIPPER PROCESSOR - INSTRUCTION SET ARCHITECTURE AND IMPLEMENTATION
    HOLLINGSWORTH, W
    SACHS, H
    SMITH, AJ
    [J]. COMMUNICATIONS OF THE ACM, 1989, 32 (02) : 200 - 219
  • [9] Instruction set architecture enhancements for video processing
    van de Waerdt, JW
    Vassiliadis, S
    [J]. 16TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURE AND PROCESSORS, PROCEEDINGS, 2005, : 146 - 153
  • [10] LoongArch： Practice of an Open Instruction Set Architecture
    Xu, Zhiwei
    [J]. Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2023, 60 (01):
12345