THE CLIPPER PROCESSOR - INSTRUCTION SET ARCHITECTURE AND IMPLEMENTATION

被引：3
|
作者：
HOLLINGSWORTH, W [1 ]
SACHS, H [1 ]
SMITH, AJ [1 ]
机构：
[1] UNIV CALIF BERKELEY,DEPT ELECT ENGN & COMP SCI,BERKELEY,CA 94720
来源：
COMMUNICATIONS OF THE ACM | 1989年 / 32卷 / 02期
关键词：
D O I：
10.1145/63342.63346
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：200 / 219
页数：20
相关论文
共 50 条
  • [1] THE INSTRUCTION SET ARCHITECTURE OF THE INFERENCE PROCESSOR UNIREDII
    SHIMADA, K
    KOIKE, H
    TANAKA, H
    [J]. IFIP TRANSACTIONS A-COMPUTER SCIENCE AND TECHNOLOGY, 1993, 23 : 117 - 128
  • [2] Architecture and instruction set design of an ATM network processor
    Jones, G
    Stipidis, E
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2003, 27 (08) : 367 - 379
  • [3] Instruction set architecture of the determined memory access processor
    Melnyk, A
    Salo, A
    [J]. EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS, 2003, : 198 - 199
  • [4] The Design of Reconfigurable Instruction Set Processor Based on ARM Architecture
    Yin, Jinyong
    Xu, Zhenpeng
    Fang, Xinmo
    Zhou, Xihao
    [J]. ADVANCED COMPUTER ARCHITECTURE, 2018, 908 : 66 - 78
  • [5] Minimal Instruction Set AES Processor using Harvard Architecture
    Kong, J. H.
    Ang, L. -M.
    Seng, K. P.
    [J]. PROCEEDINGS OF 2010 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY, VOL 9 (ICCSIT 2010), 2010, : 65 - 69
  • [6] VSIP : Implementation of video specific instruction-set processor
    Kim, Sung D.
    Flynn, Choong J.
    Sunwoo, Myung H.
    [J]. 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1075 - +
  • [7] Implementation of the Chien Search Algorithm on Application Specific Instruction Set Processor
    Lee, Hyunseok
    Lee, Youngseok
    Yang, Ho
    [J]. 2012 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2012, : 183 - +
  • [8] Instruction scheduling and transformation for a VLIW unified reduced instruction set computer/digital signal processor processor with shared register architecture
    Lee, Cheng-Yu
    Hung, Min-Chin
    Chang, Rong-Guey
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2014, 26 (01): : 134 - 151
  • [9] Architecture and implementation of an application specific instruction set for multimedia and communication
    [J]. Wang, Zhi-Jun, 1600, Hunan University (41):
  • [10] IMPLEMENTATION-INDEPENDENT MODEL OF AN INSTRUCTION SET ARCHITECTURE IN VHDL
    SALINAS, MH
    JOHNSON, BW
    AYLOR, JH
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1993, 10 (03): : 42 - 54
12345