共 50 条
- [31] IMPLEMENTATION OF PIPELINED RADIX-2 FFT USING SDC AND SDF ARCHITECTURE PROCEEDINGS OF THE 2016 IEEE REGION 10 CONFERENCE (TENCON), 2016, : 1660 - 1663
- [32] Conflict Free, Parallel Memory Access for Radix-2 FFT Processors 2012 19TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2012, : 973 - 976
- [33] A novel parallel prefix adder for optimized Radix-2 FFT processor Multidimensional Systems and Signal Processing, 2021, 32 : 1041 - 1063
- [34] Fast Acquisition of GPS Signal using Radix-2 and Radix-4 FFT Algorithms 2016 IEEE 6TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING (IACC), 2016, : 674 - 678
- [35] A Flexible-Channel MDF Architecture for Pipelined Radix-2 FFT IEEE ACCESS, 2023, 11 : 38023 - 38033
- [37] An efficient SIMD parallel memory structure for radix-2 FFT computation Chen, Hai-Yan (hychen608@163.com), 2016, Chinese Institute of Electronics (44): : 241 - 246
- [38] Low power pipelined radix-2 FFT processor for speech recognition PROCEEDINGS OF THE 2006 IEEE/SMC INTERNATIONAL CONFERENCE ON SYSTEM OF SYSTEMS ENGINEERING, 2006, : 280 - +
- [39] Design of Optimized Radix-2 and Radix-4 Butterflies from FFT with Decimation in Time 2016 IEEE 7TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2016, : 171 - 174
- [40] Error analysis and efficient realization of the multiplier-less FFT-like transformation (ML-FFT) and related sinusoidal transformations JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2006, 44 (1-2): : 97 - 115