NeuroREC: A 28-nm Efficient Neuromorphic Processor for Radar Emitter Classification

被引:0
|
作者
Wang, Zilin [1 ]
Ou, Zehong [2 ]
Zhong, Yi [1 ]
Yang, Youming [1 ]
Lun, Li [1 ]
Li, Hufei [2 ]
Cao, Jian [2 ]
Cui, Xiaoxin [1 ]
Jia, Song [1 ]
Wang, Yuan [1 ,3 ,4 ]
机构
[1] Peking Univ, MPW Ctr, Sch Integrated Circuits, Key Lab Microelect Devices & Circuits, Beijing 100871, Peoples R China
[2] Peking Univ, Sch Software & Microelect, Beijing 102600, Peoples R China
[3] Beijing Lab Future Integrated Circuit Technol & Sc, Beijing 100871, Peoples R China
[4] Beijing Adv Innovat Ctr Integrated Circuits, Beijing 100871, Peoples R China
关键词
Radar; Accuracy; Energy efficiency; Indexes; Biological system modeling; System-on-chip; Power demand; Radar emitter classification; spiking neural network; neuromorphic computing; weight compression; ON-CHIP; SYSTEM; MODELS; MEMORY;
D O I
10.1109/TCSI.2024.3427385
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Radar emitter classification (REC) plays an important role in modern warfare. Traditional REC methods have difficulty identifying complex radar signals in the present day. Inspired by biology, spiking neural networks (SNNs) have gradually gained widespread attention due to their low power characteristics. Compared with convolutional neural networks (CNNs), SNNs are more suitable for application in the field of REC. The reason is that SNN can not only maintain higher accuracy in the presence of noise interference, but also reduce the power consumption of mobile devices. However, it is challenging to make full use of the input sparsity of radar emitter signals and the weight sparsity of pruned SNN models. In this paper, a 28-nm neuromorphic processor for REC named NeuroREC is proposed. It uses matrix compression algorithms to store sparse weights on chip, and designs corresponding spike detection circuits for this purpose. As a single-core design, we propose a ping-pong running mechanism to alleviate the imbalance between IO throughput and peak performance. Two SNN models for classifying RadioML2016.b and RadioML2018.a datasets are deployed on the chip, achieving competitive accuracy with only 8 timesteps, and demonstrating better robustness than CNN. Fabricated in 28-nm CMOS process, NeuroREC runs at frequencies ranging from 22.5MHz to 744MHz. Under specific sparsity conditions, it can reach an energy efficiency of 7.22TSOP/W for 8-bit weight.
引用
收藏
页码:6215 / 6228
页数:14
相关论文
共 50 条
  • [41] Evaluation by Neutron Radiation of the NMR-MPar Fault-Tolerance Approach Applied to Applications Running on a 28-nm Many-Core Processor
    Vargas, Vanessa
    Ramos, Pablo
    Velazco, Raoul
    ELECTRONICS, 2018, 7 (11):
  • [42] A 0-360° phase shifter for 77-GHz automotive radar sensors in 28-nm FD-SOI CMOS technology
    Minnella, Alessandro Domenico
    Papotto, Giuseppe
    Parisi, Alessandro
    Finocchiaro, Alessandro
    Palmisano, Giuseppe
    2023 18TH CONFERENCE ON PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PRIME, 2023, : 53 - 56
  • [43] A 27-mW W-Band Radar Receiver With Effective TX Leakage Suppression in 28-nm FD-SOI CMOS
    Papotto, Giuseppe
    Nocera, Claudio
    Finocchiaro, Alessandro
    Parisi, Alessandro
    Cavarra, Andrea
    Castorina, Alessandro
    Ragonese, Egidio
    Palmisano, Giuseppe
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2021, 69 (09) : 4132 - 4141
  • [44] A 34.16-39.6 GHz low phase noise VCO for frequency-modulated continuous-wave radar in a 28-nm CMOS
    Fu, Haipeng
    Yuan, Fenglin
    Ma, Kaixue
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2023, 65 (10) : 2763 - 2771
  • [45] An Always-On 3.8 μJ/86% CIFAR-10 Mixed-Signal Binary CNN Processor With All Memory on Chip in 28-nm CMOS
    Bankman, Daniel
    Yang, Lita
    Moons, Bert
    Verhelst, Marian
    Murmann, Boris
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (01) : 158 - 172
  • [46] A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI
    Wright, John Charles
    Schmidt, Colin
    Ben Keller
    Dabbelt, Daniel Palmer
    Kwak, Jaehwa
    Iyer, Vighnesh
    Mehta, Nandish
    Chiu, Pi-Feng
    Bailey, Stevo
    Asanovic, Krste
    Nikolic, Borivoje
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (12) : 2721 - 2725
  • [47] Design and Characterization of a <4-mW/Qubit 28-nm Cryo-CMOS Integrated Circuit for Full Control of a Superconducting Quantum Processor Unit Cell
    Yoo, Juhwan
    Chen, Zijun
    Arute, Frank
    Montazeri, Shirin
    Szalay, Marco
    Erickson, Catherine
    Jeffrey, Evan
    Fatemi, Reza
    Giustina, Marissa
    Ansmann, Markus
    Lucero, Erik
    Kelly, Julian
    Bardin, Joseph C.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2023, 58 (11) : 3044 - 3059
  • [48] A Power-Efficient 20-35-GHz MZM Driver With Programmable Linearizer for Analog Photonic Links in 28-nm CMOS
    Luo, Yu-Lun
    Rady, Ramy
    Entesari, Kamran
    Palermo, Samuel
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2023, 71 (03) : 1262 - 1273
  • [49] A D-Band Low-Power and High-Efficiency Frequency Multiply-by-9 FMCW Radar Transmitter in 28-nm CMOS
    Park, Sehoon
    Park, Dae-Woong
    Vaesen, Kristof
    Kankuppe, Anirudh
    Sinha, Siddhartha
    van Liempd, Barend
    Wambacq, Piet
    Craninckx, Jan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (07) : 2114 - 2129
  • [50] An energy efficient 18Gbps LDPC decoding processor for 802.11ad in 28nm CMOS
    Li, Meng
    Weijers, Jan-Willem
    Derudder, Veerle
    Vos, Ilse
    Rykunov, Maxim
    Dupont, Steven
    Debacker, Peter
    Dewilde, Andy
    Huang, Yanxiang
    Van der Perre, Liesbet
    Van Thillo, Wim
    2015 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2015, : 265 - 268