Securing the IoT ecosystem: ASIC-based hardware realization of Ascon lightweight cipher

被引:4
|
作者
Khan, Safiullah [1 ]
Inayat, Kashif [2 ,3 ]
Bin Muslim, Fahad [4 ]
Shah, Yasir Ali [5 ]
Rehman, Muhammad Atif Ur [1 ]
Khalid, Ayesha [6 ]
Imran, Malik [6 ]
Abdusalomov, Akmalbek [7 ,8 ]
机构
[1] Manchester Metropolitan Univ, Dept Comp & Math, Manchester M15 6BX, England
[2] Incheon Natl Univ, Dept Elect Engn, Syst Chips Lab, Incheon 22012, South Korea
[3] Ctr Nacl Supercomputac, Barcelona Supercomp Ctr, Barcelona, Spain
[4] GIK Inst, Fac Comp Sci & Engn, Swabi 23460, Pakistan
[5] Ulster Univ, Sch Comp Engn & Intelligent Syst, Magee Campus, Londonderry BT48 7JL, North Ireland
[6] Queens Univ Belfast, Ctr Secure Informat Technol CSIT, Belfast BT7 1NN, North Ireland
[7] Gachon Univ, Dept Comp Engn, Seongnam 461701, South Korea
[8] Tashkent State Univ Econ, Dept Informat Syst & Technol, Tashkent 100066, Uzbekistan
关键词
Internet of Things; Lightweight cryptography; Ascon; ASIC implementations;
D O I
10.1007/s10207-024-00904-1
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The Internet of Things (IoT) nodes consist of sensors that collect environmental data and then perform data exchange with surrounding nodes and gateways. Cybersecurity attacks pose a threat to the data security that is being transmitted in any IoT network. Cryptographic primitives are widely adopted to address these threats; however, the substantial computation demands limit their applicability in the IoT ecosystem. In addition, each IoT node varies with respect to the area and throughput (TP) requirements, thus demanding flexible implementation for encryption/decryption processes. To solve these issues, this work implements the NIST lightweight cryptography standard, Ascon, on a SAED 32 nm process design kit (PDK) library by employing loop folded, loop unrolled and fully unrolled architectures. The fully unrolled architecture can achieve the highest TP but at the cost of higher area utilisation. Unrolling by a lower factor results in lower area implementations, enabling the exploration of design space to tackle the trade-off between area and TP performance of the design. The implementation results show that, for loop folded architecture, Ascon-128 and Ascon-128a require 36.7k mu m2\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\upmu \textrm{m}<^>{2}$$\end{document} and 38.5k mu m2\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\upmu \textrm{m}<^>{2}$$\end{document} chip area, respectively compared to 277.1k mu m2\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\upmu \textrm{m}<^>{2}$$\end{document} and 306.6k mu m2\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\upmu \textrm{m}<^>{2}$$\end{document} required by their fully unrolled implementations. The proposed implementation strategies can adjust the number of rounds to accommodate the varied requirements of IoT ecosystems. An implementation with an open-source 45 nm PDK library is also undertaken for enhanced generalization and reproducibility of the results.
引用
收藏
页码:3653 / 3664
页数:12
相关论文
共 40 条
  • [21] RBFK cipher: a randomized butterfly architecture-based lightweight block cipher for IoT devices in the edge computing environment
    Sohel Rana
    M. Rubaiyat Hossain Mondal
    Joarder Kamruzzaman
    Cybersecurity, 6
  • [22] RBFK cipher: a randomized butterfly architecture-based lightweight block cipher for IoT devices in the edge computing environment
    Rana, Sohel
    Mondal, M. Rubaiyat Hossain
    Kamruzzaman, Joarder
    CYBERSECURITY, 2023, 6 (01)
  • [23] A lightweight block cipher technique for IoT based E-healthcare system security
    Kakali Chatterjee
    Ravi Raushan Kumar Chaudhary
    Ashish Singh
    Multimedia Tools and Applications, 2022, 81 : 43551 - 43580
  • [24] A Lightweight Cipher Based on Salsa20 for Resource-Constrained IoT Devices
    Lara, Evangelina
    Aguilar, Leocundo
    Garcia, Jesus A.
    Sanchez, Mauricio A.
    SENSORS, 2018, 18 (10)
  • [25] A lightweight block cipher technique for IoT based E-healthcare system security
    Chatterjee, Kakali
    Chaudhary, Ravi Raushan Kumar
    Singh, Ashish
    MULTIMEDIA TOOLS AND APPLICATIONS, 2022, 81 (30) : 43551 - 43580
  • [26] Lightweight Hardware-Based Memory Protection Mechanism on IoT Processors
    Chi, Hung-Yao
    Lee, Kuen-Jong
    Jao, Tzu-Chun
    2021 IEEE 30TH ASIAN TEST SYMPOSIUM (ATS 2021), 2021, : 13 - 18
  • [27] A new NDA timing error detector for BPSK and QPSK with an efficient hardware implementation for ASIC-BASED and FPGA-based wireless receivers
    Linn, Y
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, : 465 - 468
  • [28] Hardware-Software Implementation of a Sensor Network for City Traffic Monitoring Using the FPGA- and ASIC-Based Sensor Nodes
    Wojcikowski, Marek
    Zaglewski, Robert
    Pankiewicz, Bogdan
    Klosowski, Miron
    Szczepanski, Stanislaw
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 71 (01): : 57 - 73
  • [29] Hardware-Software Implementation of a Sensor Network for City Traffic Monitoring Using the FPGA- and ASIC-Based Sensor Nodes
    Marek Wójcikowski
    Robert Żaglewski
    Bogdan Pankiewicz
    Miron Kłosowski
    Stanisław Szczepański
    Journal of Signal Processing Systems, 2013, 71 : 57 - 73
  • [30] Hardware-Based Blockchain Architecture with Physical Unclonable Function for Securing IoT Systems
    Lhore, Houda
    El-Hadbi, Assia
    Bousselam, Kaouthar
    Elissati, Oussama
    Chami, Mouhcine
    DIGITAL TECHNOLOGIES AND APPLICATIONS, ICDTA 2024, VOL 3, 2024, 1100 : 121 - 131