A Hardware-Based Correct Execution Environment Supporting Virtual Memory

被引:0
|
作者
Lee, Daehyeon [1 ]
Shin, Ohsuk [1 ]
Cha, Yeonghyeon [1 ]
Lee, Junghee [1 ]
Yun, Taisic [2 ]
Kim, Jihye [3 ]
Oh, Hyunok [4 ]
Nicopoulos, Chrysostomos [5 ]
Lee, Sang Su [6 ]
机构
[1] Korea Univ, Sch Cybersecur, Seoul 02841, South Korea
[2] Korea Adv Inst Sci & Technol, Grad Sch Informat Secur, Daejeon 34141, South Korea
[3] Kookmin Univ, Elect & Informat Syst Engn Major, Seoul 02707, South Korea
[4] Hanyang Univ, Dept Informat Syst, Seoul 04763, South Korea
[5] Univ Cyprus, Dept Elect & Comp Engn, CY-1678 Nicosia, Cyprus
[6] ETRI, Cyber Secur Res Div, Daejeon 34129, South Korea
来源
IEEE ACCESS | 2024年 / 12卷
关键词
Operating systems; Hardware; Security; Memory management; Threat modeling; Servers; Data processing; Outsourcing; Cloud computing; Trusted computing; verifiable computation; isolation;
D O I
10.1109/ACCESS.2024.3443509
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The rapid increase in data generation has led to outsourcing computation to cloud service providers, allowing clients to handle large tasks without investing resources. However, this brings up security concerns, and while there are solutions like fully homomorphic encryption and specific task-oriented methods, challenges in optimizing performance and enhancing security models remain for widespread industry adoption. Outsourcing computations to an untrusted remote computer can be risky, but attestation techniques and verifiable computation schemes aim to ensure the correct execution of outsourced computations. Nevertheless, the latter approach incurs significant overhead in generating a proof for the client. To minimize this overhead, the concept of a Correct Execution Environment (CEE) has been proposed (CEEv1), which omits proof generation for trusted parts of the prover. This paper proposes a new hardware-based CEE (CEEv2) that supports virtual memory and uses an inverted page table mechanism to detect, or prevent, illegal modifications to page mappings. The proposed mechanism supports virtual memory and thwarts virtual-to-physical mapping attacks, while minimizing software modifications. The paper also compares the proposed mechanism to other similar mechanisms used in AMD's SEV-SNP and Intel's SGX.
引用
收藏
页码:114008 / 114022
页数:15
相关论文
共 50 条
  • [31] Research on hardware-based genetic algorithms
    Zhong, Guo-An
    Jin, Dong-Ming
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2000, 28 (11): : 72 - 76
  • [32] REFINEMENTS FOR HARDWARE-BASED LOGIC SIMULATION
    ROSE, C
    ELECTRONIC ENGINEERING, 1989, 61 (753): : 91 - &
  • [34] Hardware-based pointer data prefetcher
    Lai, SC
    Lu, SL
    21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 290 - 298
  • [35] Accurate hardware-based stereo vision
    Ambrosch, Karina
    Kubinger, Wilfried
    COMPUTER VISION AND IMAGE UNDERSTANDING, 2010, 114 (11) : 1303 - 1316
  • [36] A Case for Hardware-Based Demand Paging
    Lee, Gyusun
    Jin, Wenjing
    Song, Wonsuk
    Gong, Jeonghun
    Bae, Jonghyun
    Ham, Tae Jun
    Lee, Jae W.
    Jeong, Jinkyu
    2020 ACM/IEEE 47TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2020), 2020, : 1103 - 1116
  • [37] Algorithms for hardware-based pattern recognition
    Lohweg, V
    Diederichs, C
    Müller, D
    EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2004, 2004 (12) : 1912 - 1920
  • [38] Optimization Strategies for Hardware-Based Cofactorization
    Loebenberger, Daniel
    Putzka, Jens
    SELECTED AREAS IN CRYPTOGRAPHY, 2009, 5867 : 170 - +
  • [39] TPS execution in an virtual environment
    Headrick, William J.
    Bilskie, Allyson
    2023 IEEE AUTOTESTCON, 2023,
  • [40] Algorithms for Hardware-Based Pattern Recognition
    Volker Lohweg
    Carsten Diederichs
    Dietmar Müller
    EURASIP Journal on Advances in Signal Processing, 2004