Automatic Graph Topology-Aware Transformer

被引:0
|
作者
Wang, Chao [1 ]
Zhao, Jiaxuan [1 ]
Li, Lingling [1 ]
Jiao, Licheng [1 ]
Liu, Fang [1 ]
Yang, Shuyuan [1 ]
机构
[1] Xidian Univ, Int Res Ctr Intelligent Percept & Computat, Key Lab Intelligent Percept & Image Understanding, Minist Educ, Xian 710071, Peoples R China
基金
中国国家自然科学基金;
关键词
Transformers; Computer architecture; Topology; Computational modeling; Search problems; Encoding; Predictive models; Graph neural network (GNN); graph Transformer; graph-aware strategy; neural architecture search; performance predictor; topology design;
D O I
10.1109/TNNLS.2024.3440269
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Existing efforts are dedicated to designing many topologies and graph-aware strategies for the graph Transformer, which greatly improve the model's representation capabilities. However, manually determining the suitable Transformer architecture for a specific graph dataset or task requires extensive expert knowledge and laborious trials. This article proposes an evolutionary graph Transformer architecture search (EGTAS) framework to automate the construction of strong graph Transformers. We build a comprehensive graph Transformer search space with the micro-level and macro-level designs. EGTAS evolves graph Transformer topologies at the macro level and graph-aware strategies at the micro level. Furthermore, a surrogate model based on generic architectural coding is proposed to directly predict the performance of graph Transformers, substantially reducing the evaluation cost of evolutionary search. We demonstrate the efficacy of EGTAS across a range of graph-level and node-level tasks, encompassing both small-scale and large-scale graph datasets. Experimental results and ablation studies show that EGTAS can construct high-performance architectures that rival state-of-the-art manual and automated baselines.
引用
收藏
页数:15
相关论文
共 50 条
  • [41] Topology-Aware Rank Reordering for MPI Collectives
    Mirsadeghi, Seyed H.
    Afsahi, Ahmad
    2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2016, : 1759 - 1768
  • [42] Topology-aware illumination design for volume rendering
    Jianlong Zhou
    Xiuying Wang
    Hui Cui
    Peng Gong
    Xianglin Miao
    Yalin Miao
    Chun Xiao
    Fang Chen
    Dagan Feng
    BMC Bioinformatics, 17
  • [43] A Novel Road Topology-aware Routing in VANETs
    Zhang, Hongli
    Zhang, Qiang
    WEB TECHNOLOGIES AND APPLICATIONS, APWEB 2014, PT II, 2014, 8710 : 167 - 176
  • [44] Topology-Aware Evenly Spaced Streamline Placement
    Wu, Keqin
    Liu, Zhanping
    Zhang, Song
    Moorhead, Robert J., II
    IEEE TRANSACTIONS ON VISUALIZATION AND COMPUTER GRAPHICS, 2010, 16 (05) : 791 - 801
  • [45] Topology-aware mamba for crack segmentation in structures
    Zuo, Xin
    Sheng, Yu
    Shen, Jifeng
    Shan, Yongwei
    AUTOMATION IN CONSTRUCTION, 2024, 168
  • [46] Topology-aware illumination design for volume rendering
    Zhou, Jianlong
    Wang, Xiuying
    Cui, Hui
    Gong, Peng
    Miao, Xianglin
    Miao, Yalin
    Xiao, Chun
    Chen, Fang
    Feng, Dagan
    BMC BIOINFORMATICS, 2016, 17
  • [47] Topology-Aware Reliability Optimization for Multiprocessor Systems
    Meng, Jie
    Kaplan, Fulya
    Hsieh, Mingyu
    Coskun, Ayse K.
    2012 IEEE/IFIP 20TH INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP (VLSI-SOC), 2012, : 243 - U348
  • [48] Topology-Aware Access Control of Smart Spaces
    Pasquale, Liliana
    Ghezzi, Carlo
    Pasi, Edoardo
    Tsigkanos, Christos
    Boubekeur, Menouer
    Florentino-Liano, Blanca
    Hadzic, Tarik
    Nuseibeh, Bashar
    COMPUTER, 2017, 50 (07) : 54 - 63
  • [49] Topology-Aware Load Balancing in Datacenter Networks
    Khan, Tahir Abbas
    Khan, Muhammad Saeed
    Abbas, Sagheer
    Janjua, Jamshaid Iqbal
    Muhammad, Syed Shah
    Asif, Muhammad
    2021 IEEE ASIA PACIFIC CONFERENCE ON WIRELESS AND MOBILE (APWIMOB), 2021, : 220 - 225
  • [50] Netloc: A Tool for Topology-Aware Process Mapping
    Bordage, Cyril
    Foyer, Clement
    Goglin, Brice
    EURO-PAR 2017: PARALLEL PROCESSING WORKSHOPS, 2018, 10659 : 157 - 166