FPGA implementation of Hopfield neural network with transcendental nonlinearity

被引:0
|
作者
Yang, Songtao [1 ]
Min, Fuhong [1 ]
Yang, Xilin [1 ]
Ying, Jiajie [2 ]
机构
[1] Nanjing Normal Univ, Sch Elect & Automat Engn, Nanjing 210023, Peoples R China
[2] Nanjing Normal Univ, Sch Comp & Elect Informat, Sch Artificial Intelligence, Nanjing 210023, Peoples R China
基金
中国国家自然科学基金;
关键词
FPGA; Hopfield neural network; Piecewise linear method; Transcendental; BRAIN;
D O I
10.1007/s11071-024-10052-9
中图分类号
TH [机械、仪表工业];
学科分类号
0802 ;
摘要
Efficient hardware implementation of brain-like computing is of great assistance to various applications, such as reproducing the dynamic behaviors of neuron models. In this paper, the piecewise linear (PWL) fitting method with the changing slope and constant of different line segments is presented to implement the evaluation of complex nonlinear functions in neurons through field programmable gate arrays (FPGA) platform. The two-memristor-based Hopfield neural network (HNN) model with trigonometric function and transcendental nonlinearity is realized on the Xilinx AX545 FPGA development board, in which the digital hardware structure of tanh(x)\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\text{tanh}(x)$$\end{document} and sin(x)\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\text{sin}(x)$$\end{document} function is designed with a single multiplier, adder, and block RAM in FPGA for consuming less resources. The timing design of the function module is optimized for saving resources, in which the same module is employed at different clock signals through a clock delay. Compared with other methods, the results of TM-HNN using the proposed method is in high agreement with the emulated model. Moreover, the digital hardware results of model are regenerated from the oscillator to verify the numerical simulations.
引用
收藏
页码:20537 / 20548
页数:12
相关论文
共 50 条
  • [41] OPTICAL IMPLEMENTATION OF THE HOPFIELD NEURAL NETWORK USING MULTIPLE FIBER NETS
    ITO, F
    KITAYAMA, K
    [J]. APPLIED OPTICS, 1989, 28 (19) : 4176 - 4181
  • [42] A Fast Approach for Deep Neural Network Implementation on FPGA
    Nobari, Maedeh
    Jahanirad, Hadi
    [J]. 2021 29TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2021, : 89 - 93
  • [43] FPGA Implementation of the Locally Recurrent Probabilistic Neural Network
    Dukov, Nikolay
    Ganchev, Todor
    Kovachev, Dimitar
    [J]. PROCEEDINGS OF THE SECOND INTERNATIONAL SCIENTIFIC CONFERENCE INTELLIGENT INFORMATION TECHNOLOGIES FOR INDUSTRY (IITI'17), VOL 1, 2018, 679 : 419 - 428
  • [44] FPGA implementation of an optimized neural network for CFD acceleration
    Çevik, Gökalp
    Sarıoğlu, Baykal
    Aka, İbrahim Başar
    [J]. AEU - International Journal of Electronics and Communications, 2025, 188
  • [45] Hardware Implementation of RBF Neural Network on FPGA Coprocessor
    Yang, Zhi-gang
    Qian, Jun-lei
    [J]. INFORMATION COMPUTING AND APPLICATIONS, PT 1, 2010, 105 : 415 - 422
  • [46] FPGA implementation of multi-valued "and/or"-neural network
    Wang, QY
    Nomura, H
    [J]. PROCEEDINGS OF 2003 INTERNATIONAL CONFERENCE ON NEURAL NETWORKS & SIGNAL PROCESSING, PROCEEDINGS, VOLS 1 AND 2, 2003, : 349 - 352
  • [47] Flexible Modularized Artificial Neural Network Implementation on FPGA
    Cosmas, Kiruki
    Asami, Kenichi
    [J]. 2018 5TH INTERNATIONAL CONFERENCE ON SOFT COMPUTING & MACHINE INTELLIGENCE (ISCMI), 2018, : 1 - 5
  • [48] Spiking Neural Network Implementation on FPGA for Multiclass Classification
    Zhang, Jin
    Zhang, Lei
    [J]. 2023 IEEE INTERNATIONAL SYSTEMS CONFERENCE, SYSCON, 2023,
  • [49] An adjustable size FPGA implementation for an artificial neural network
    Wolf, DF
    Romero, RF
    Marques, E
    [J]. IC-AI'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE, VOLS I-III, 2001, : 416 - 421
  • [50] Design and Implementation of Configurable Convolutional Neural Network on FPGA
    Huynh Vinh Phu
    Tran Minh Tan
    Phan Van Men
    Nguyen Van Hieu
    Truong Van Cuong
    [J]. PROCEEDINGS OF 2019 6TH NATIONAL FOUNDATION FOR SCIENCE AND TECHNOLOGY DEVELOPMENT (NAFOSTED) CONFERENCE ON INFORMATION AND COMPUTER SCIENCE (NICS), 2019, : 298 - 302