共 50 条
- [21] Novel architecture of four quadrant analog multiplier/divider circuit employing single CFOA Analog Integrated Circuits and Signal Processing, 2021, 108 : 689 - 701
- [26] An automated passive analog circuit synthesis framework using genetic algorithms IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 145 - +
- [29] A Perceptron Circuit with DAC-based Multiplier for Sensor Analog Front-ends 2017 FIRST NEW GENERATION OF CAS (NGCAS), 2017, : 93 - 96