Flip-chip technology at room temperature: A new design of microtube-based interconnect for improved mechanical and electrical properties

被引:2
|
作者
Desbordes, Cloe [2 ]
Pesci, Raphael [2 ]
Piotrowski, Boris [2 ]
Mailliart, Olivier [1 ]
Raphoz, Natacha [1 ]
机构
[1] Univ Grenoble Alpes, CEA LETI, DOPT, LAIP, 17 Ave Martyrs, F-38054 Grenoble, France
[2] Univ Lorraine, LEM3,CNRS, ENSAM Arts & Metiers Sci & Technol, UMR 7239, 4 Rue Augustin Fresnel, F-57078 Metz 3, France
关键词
Flip; -chip; Interconnect; Electrical resistance; Assembly force; Test vehicle; Numerical simulations; AU THIN-FILMS; ELASTIC PROPERTIES; INSERTION; BEHAVIOR;
D O I
10.1016/j.sna.2024.115674
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Flip-chip assembly of photonic components can be achieved at room temperature by using 10 mu m pitch interconnects made of metallised oxide microtubes inserted into ductile reception pads. In order to reduce the electrical resistance of interconnects and the assembly force required, interconnect design in regard to geometry and materials used are optimised through electrical and mechanical finite elements (FEM) simulations. To reduce electrical resistance, one may increase the metallisation thickness or microtube inner diameter. To minimise the assembly force, reducing the reception pad diameter is recommended. Experiments on silicon (Si) test vehicles are conducted to validate these predictions; they indicate that there is no short circuit, with an effectiveness of 100 %. This is achieved first through the assembly of Al-0.5 %wCu metallised oxide microtubes into Al-0.5 %wCu reception pads, using a force less than 10 mN/interconnect and proved to have a resistance of 230 m Omega. Second, with gold (Au) metallised oxide microtubes in indium (In) pads assembled with a force less than 0.7 mN/ interconnect. Last interconnects have a resistance of 670 m Omega/interconnect and can still be reduced to 500 m ohm by 2 h annealing at 100 degrees C.
引用
收藏
页数:12
相关论文
共 23 条
  • [1] New Flip-Chip Interconnect Technology for High Performance and High Reliability Applications
    Yamaguchi, Eiji
    Tsuji, Mutsuo
    Shimoishizaka, Nozomi
    Nakano, Takahiro
    Hirata, Katsunori
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013), 2013, 52 (01): : 709 - 715
  • [2] Design of a Capacitive Pressure Sensor Based On Flip-Chip Packaging Technology
    Nie, Meng
    Huang, Qing-An
    Qin, Ming
    Li, Wei-Hua
    2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 538 - 541
  • [3] Impact of Isothermal Aging and Testing Temperature on Large Flip-Chip BGA Interconnect Mechanical Shock Performance
    Lee, Tae-Kyu
    Chen, Zhiqiang
    Guirguis, Cherif
    Akinade, Kola
    JOURNAL OF ELECTRONIC MATERIALS, 2017, 46 (10) : 6224 - 6233
  • [4] Impact of Isothermal Aging and Testing Temperature on Large Flip-Chip BGA Interconnect Mechanical Shock Performance
    Tae-Kyu Lee
    Zhiqiang Chen
    Cherif Guirguis
    Kola Akinade
    Journal of Electronic Materials, 2017, 46 : 6224 - 6233
  • [5] Design of LTCC Multi-Channel Flip-Chip Interconnect structure based on Factorial Analysis
    Gao, Fengwen
    Liu, Ruobing
    Yuan, Bo
    Lv, Xin
    2013 IEEE INTERNATIONAL CONFERENCE ON MICROWAVE TECHNOLOGY & COMPUTATIONAL ELECTROMAGNETICS (ICMTCE), 2013, : 81 - 84
  • [6] Technological and Electrical Performances of Ultrafine-Pitch Flip-Chip Assembly Based on Room-Temperature Vertical Interconnection
    Fendler, Manuel
    Marion, Francois
    Saint Patrice, Damien
    Mandrillon, Vincent
    Berger, Frederic
    Ribot, Herve
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (03): : 291 - 298
  • [7] Segmented Plated-Thru-Hole Design in Flip-Chip Packaging for Improved Electrical Performance
    Kong, Jackson
    Cheah, Bok Eng
    Kuan, Chin Lee
    Ooi, Ping Ping
    2014 IEEE 16TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2014, : 273 - 277
  • [8] A Room Temperature Flip-Chip Technology for High Pixel Count Micro-displays and Imaging Arrays
    Marion, F.
    Bisotto, S.
    Berger, F.
    Gueugnot, A.
    Mathieu, L.
    Henry, D.
    Templier, F.
    Catelain, T.
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 929 - 935
  • [9] Realization of a new sensor concept: Improved CCFET and SGFET type gas sensors in hybrid flip-chip technology
    Pohle, R
    Simon, E
    Schneider, R
    Fleischer, M
    Meixner, H
    Frerichs, HP
    Lehmann, M
    BOSTON TRANSDUCERS'03: DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2003, : 135 - 138
  • [10] Design of Flip-Chip Interconnect Using Epoxy-Based Underfill Up to V-Band Frequencies With Excellent Reliability
    Hsu, Li-Han
    Wu, Wei-Cheng
    Chang, Edward Yi
    Zirath, Herbert
    Hu, Yin-Chu
    Wang, Chin-Te
    Wu, Yun-Chi
    Tsai, Szu-Ping
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2010, 58 (08) : 2244 - 2250