A novel double-gate trench SOI LDMOS with double-dielectric material by TCAD simulation study

被引:1
|
作者
Guo, Jinjun [1 ]
Dai, Hongli [1 ]
Wang, Luoxin [1 ]
Xue, Yuming [1 ]
Lyu, Haitao [1 ]
Niu, Wenze [1 ]
机构
[1] Tianjin Univ Technol, Sch Integrated Circuit Sci & Engn, Inst New Energy Intelligence Equipment, Tianjin 300384, Peoples R China
关键词
SOI LDMOS; trench gate; dielectric; high-k; low-k; PERFORMANCE; SILICON;
D O I
10.1088/1361-6641/ad49c9
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a novel double-gate trench silicon-on-insulator lateral double-diffused metal oxide semiconductor field-effect transistor (LDMOS) with double-dielectric material (DGDK-LDMOS) is proposed. DGDK-LDMOS has two dielectric materials: a reverse-L-shaped high-k (HK) thin film and an low-k (LK) buried oxide layer. The HK thin film optimizes the electric field distribution on the drift region surface, attracting electric flux, and the excellent withstand voltage of the LK buried oxide layer can significantly improve the breakdown voltage (BV) and reduce specific on-resistance (R on,sp) of the device. The modulation mechanism of LDMOS by HK thin film and LK buried oxide layer is analyzed. The results show that compared with conventional LDMOS, when the permittivity of HK thin film is 25 and the permittivity of LK buried oxide is 3, the BV of DGDK-LDMOS is increased by 89.6%, the R on,sp is decreased by 26.4%, and the figure of merit (FOM, FOM = BV2/R on,sp) is increased by 397.2% from 3.6 MW cm-2 to 17.9 MW cm-2. Meanwhile, the output characteristics, transfer characteristics, lattice temperature, AC characteristics and switching characteristics of DGDK-LDMOS are also discussed and compared.
引用
收藏
页数:11
相关论文
共 50 条
  • [41] Double-gate tunnel FET with high-κ gate dielectric
    Boucart, Kathy
    Mihai Ionescu, Adrian
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) : 1725 - 1733
  • [42] ANALYTICAL MODELS FOR N(+)-P(+) DOUBLE-GATE SOI MOSFETS
    SUZUKI, K
    SUGII, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (11) : 1940 - 1948
  • [43] A simple modelling of device speed in double-gate SOI MOSFETs
    Rajendran, K
    Samudra, G
    MICROELECTRONICS JOURNAL, 2000, 31 (04) : 255 - 259
  • [44] Mobility issues in double-gate SOI MOSFETs: Characterization and analysis
    Rodriguez, N.
    Cristoloveanu, S.
    Nguyen, L. Pham
    Garniz, F.
    ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 271 - +
  • [45] Reducing the specific on-resistance for a trench-gate-integrated SOI LDMOS by using the double silicon drift layers
    Wang, Yuan
    Hu, Shengdong
    Liu, Chang
    Wang, Jian'an
    Yang, Han
    Ran, Shenglong
    Jiang, Jie
    Guo, Gang
    RESULTS IN PHYSICS, 2020, 19
  • [46] Numerical Simulation of Nanoscale Double-Gate MOSFETs
    Stenzel, R.
    Mueller, L.
    Herrmann, T.
    Klix, W.
    ACTA POLYTECHNICA, 2006, 46 (05) : 35 - 39
  • [47] A new dual-material double-gate (DMDG) nanoscale SOI MOSFET - Two-dimensional analytical modeling and simulation
    Reddy, GV
    Kumar, MJ
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2005, 4 (02) : 260 - 268
  • [48] A Novel Double-Gate Trench Insulated Gate Bipolar Transistor with Ultra-low On-state Voltage
    Hsu, Wesley Chih-Wei
    Udrea, Florin
    Chen, Ho-Tai
    Lin, Wei-Chieh
    2009 21ST INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2009, : 291 - +
  • [49] A Novel Double-Gate MOSFET Architecture as an Inverter
    Aakansha
    Kumar, Manoj
    IETE JOURNAL OF RESEARCH, 2023, 69 (11) : 8218 - 8225
  • [50] Numerical study of C-V characteristics of double-gate ultrathin SOI MOSFETs
    Watanabe, Hiroshi
    Uchida, Ken
    Kinoshita, Atsuhiro
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (01) : 52 - 58