共 50 条
- [2] Capacitor voltage unbalance minimization for three-phase five-level diode-clamped inverter using hexagonal hysteresis space vector modulation [J]. Multiscale and Multidisciplinary Modeling, Experiments and Design, 2024, 7 : 661 - 671
- [6] Artificial Neural Network Based Space Vector PWM for a Five-Level Diode-Clamped Inverter [J]. 2010 20TH AUSTRALASIAN UNIVERSITIES POWER ENGINEERING CONFERENCE (AUPEC 2010): POWER QUALITY FOR THE 21ST CENTURY, 2010,
- [7] Elimination of harmonics in a five-level diode-clamped multilevel inverter using fundamental modulation [J]. 2007 INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND DRIVE SYSTEMS, VOLS 1-4, 2007, : 1055 - +
- [10] Capacitor Voltage Balancing using Minimum Loss SVPWM for a Five-Level Diode-Clamped Converter [J]. 2014 TWENTY-NINTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2014, : 225 - 230