Flexible High-Level Synthesis Library for Linear Transformations

被引:0
|
作者
Zhao, Wuqiong [1 ,2 ]
Li, Changhan [1 ,2 ]
Ji, Zhenhao [1 ,2 ]
Guo, Zhichen [1 ,2 ]
Chen, Xuanbo [1 ,2 ]
You, You [1 ,2 ]
Huang, Yongming [1 ,2 ]
You, Xiaohu [1 ,2 ]
Zhang, Chuan [1 ,2 ]
机构
[1] Southeast Univ, LEADS, Natl Mobile Commun Res Lab, Nanjing 211100, Peoples R China
[2] Southeast Univ, Frontiers Sci Ctr Mobile Informat Commun & Secur, Nanjing 211100, Peoples R China
关键词
Libraries; Hardware; Fires; Random access memory; Signal processing algorithms; C plus plus languages; Tensors; High-level synthesis (HLS); linear transformations; compressed sensing; hardware implementation; field programmable gate array (FPGA); MATRICES;
D O I
10.1109/TCSII.2024.3366282
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Despite decades pursuing efficient hardware design for signal processing based on linear algebra, traditional hardware description languages (HDLs)-based design workflows remain challenging and time-consuming. High-level synthesis (HLS) provides an easier approach but still requires thorough designs of basic modules concerning linear transformations to achieve acceptable hardware efficiency. To simplify the HLS workflow, we propose the FLAMES library, which provides efficient ready-to-use linear transformation modules. Users can implement algorithms with significantly higher code-writing efficiency via the FLAMES library. We demonstrate its effectiveness by implementing the orthogonal matching pursuit list (OMPL) algorithm for compressed sensing in FPGA, achieving 1.56 x and 1.12 x throughput/slice compared with traditional HLS for the sequential and parallel architecture, respectively.
引用
收藏
页码:3348 / 3352
页数:5
相关论文
共 50 条
  • [21] High-level library mapping for memories
    Jha, PK
    Dutt, ND
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2000, 5 (03) : 566 - 603
  • [22] A Parametrizable High-Level Synthesis Library for Accelerating Neural Networks on FPGAs
    Kalms, Lester
    Rad, Pedram Amini
    Ali, Muhammad
    Iskander, Arsany
    Goehringer, Diana
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2021, 93 (05): : 513 - 529
  • [23] Background scrolling in high-level synthesis oriented game programing library
    Kilryong Lee
    Akira Yamawaki
    Artificial Life and Robotics, 2022, 27 : 455 - 460
  • [24] A Parametrizable High-Level Synthesis Library for Accelerating Neural Networks on FPGAs
    Lester Kalms
    Pedram Amini Rad
    Muhammad Ali
    Arsany Iskander
    Diana Göhringer
    Journal of Signal Processing Systems, 2021, 93 : 513 - 529
  • [25] Background scrolling in high-level synthesis oriented game programing library
    Lee, Kilryong
    Yamawaki, Akira
    ARTIFICIAL LIFE AND ROBOTICS, 2022, 27 (03) : 455 - 460
  • [26] FIPLib: An Image Processing Library for FPGAs Using High-Level Synthesis
    Palazzari, Paolo
    Faltelli, Marco
    Iannone, Francesco
    International Journal of Parallel Programming, 2025, 53 (02)
  • [27] Valid transformations: A new class of loop transformations for high-level synthesis and pipelined scheduling applications
    Rim, M
    Jain, R
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1996, 7 (04) : 399 - 410
  • [28] HIGH-LEVEL SYNTHESIS
    PAWLAK, A
    MICROPROCESSING AND MICROPROGRAMMING, 1992, 35 (1-5): : 261 - 261
  • [29] High-level flexible system desired
    Wolf, Oliver
    FLEISCHWIRTSCHAFT, 2007, 87 (05): : 34 - 36
  • [30] Flexible Communication Avoiding Matrix Multiplication on FPGA with High-Level Synthesis
    Licht, Johannes de Fine
    Kwasniewski, Grzegorz
    Hoefler, Torsten
    2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), 2020, : 244 - 254