Proactive Load Balancing to Reduce Unnecessary Thread Migrations on Chip Multi-Processor (CMP) Systems

被引：0

作者：

Revilla-Duarte, Ulises ^{[1
]}

Ramirez-Salinas, Marco A. ^{[1
]}

Villa-Vargas, Luis A. ^{[1
]}

Tchernykh, Andrei ^{[2
]}

机构：

[1] Inst Politecn Nacl, Ctr Invest Comp, Cdmx, Mexico

[2] Ctr Invest Cient & Educ Super Ensenada, Dept Ciencias Comp, Mexico City, Mexico

来源：

COMPUTACION Y SISTEMAS | 2024年 / 28卷 / 02期

关键词：

Linux CFS; load balancing; perf event tool; PMU counters; chip multi-processor;

D O I：

10.13053/CyS-28-2-4403

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

For a Linux operating system scheduler that is aware of Chip Multi-Processor (CMP) systems to carry out load balancing is extremely important and quite challenging. The scheduler is a vital component of the Linux kernel responsible for choosing the next thread to run and allocating to a processor core for execution. This process involves primarily a load-balancing procedure that provides the thread migration between the cores of a CMP system. A modern Linux scheduler is designed to obtain the best possible performance while ensuring a fair allocation of the processor cores' time among load-balancing procedure, and therefore, an excessive an increased cache invalidation, scheduling latency, average without degradation of performance.

引用

页码：623 / 645

页数：23

共 37 条

[31] Secure, Scalable and Low-Power Junction Temperature Sensing for Multi-Processor Systems-on-Chip
Kumar, G. Anand
PROCEEDINGS OF THE TWENTYFIRST INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2020), 2020, : 179 - 182
[32] Scheduling-Aware Interconnect Synthesis for FPGA-based Multi-Processor Systems-on-Chip
Fusella, Edoardo
Cilardo, Alessandro
Mazzeo, Antonino
2015 25TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2015,
[33] Thermal-Aware System-Level Modeling and Management for Multi-Processor Systems-on-Chip
Zanini, Francesco
Atienza, David
Benini, Luca
De Micheli, Giovanni
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 2481 - 2484
[34] Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip
Ruggiero, Martino
Guerri, Alessio
Bertozzi, Davide
Poletti, Francesco
Milano, Michela
2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1 - +
[35] Minimizing memory utilization of real-time task sets in single and multi-processor systems-on-a-chip
Gai, P
Lipari, G
Di Natale, M
22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2001, : 73 - 83
[36] A Design Space Exploration Methodology Supporting Run-Time Resource Management for Multi-Processor Systems-on-Chip
Mariani, Giovanni
Palermo, Gianluca
Silvano, Cristina
Zaccaria, Vittorio
2009 IEEE 7TH SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS (SASP 2009), 2009, : 21 - +
[37] Diagrammatic many-body perturbation expansion for atoms and molecules. IX. On the use of dynamic load balancing on a multi-processor computer
Moncrieff, D.
Saunders, V.R.
Wilson, S.
Chemical Physics, 1992, 168 (01)

← 1 2 3 4 →