共 37 条
- [2] Helper Thread Prefetching Control Framework on Chip Multi-processor International Journal of Parallel Programming, 2015, 43 : 180 - 202
- [3] Load Balancing for Data-Parallel Applications on Network-on-Chip enabled Multi-Processor Platform PROCEEDINGS OF THE 19TH INTERNATIONAL EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING, 2011, : 439 - 446
- [4] Predicting inter-thread cache contention on a chip multi-processor architecture 11TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, : 340 - 351
- [5] Cgroup-Aware Load Balancing in Heterogeneous Multi-Processor Scheduler 2016 INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGY CONVERGENCE (ICTC 2016): TOWARDS SMARTER HYPER-CONNECTED WORLD, 2016, : 21 - 26
- [6] Reliability aware throughput management of chip multi-processor architecture via thread migration JOURNAL OF SUPERCOMPUTING, 2016, 72 (04): : 1363 - 1380
- [7] Reliability aware throughput management of chip multi-processor architecture via thread migration The Journal of Supercomputing, 2016, 72 : 1363 - 1380
- [8] Model Transformations for the Compilation of Multi-processor Systems-on-Chip GENERATIVE AND TRANSFORMATIONAL TECHNIQUES IN SOFTWARE ENGINEERING II, 2008, 5235 : 459 - 473
- [9] Cross layer design to multi-thread a data-pipelining application on a multi-processor on chip IEEE 17TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2006, : 15 - +
- [10] Performance simulation of multi-processor systems based on load reallocation VTT Publications, 2009, (717): : 1 - 65