Proactive Load Balancing to Reduce Unnecessary Thread Migrations on Chip Multi-Processor (CMP) Systems

被引:0
|
作者
Revilla-Duarte, Ulises [1 ]
Ramirez-Salinas, Marco A. [1 ]
Villa-Vargas, Luis A. [1 ]
Tchernykh, Andrei [2 ]
机构
[1] Inst Politecn Nacl, Ctr Invest Comp, Cdmx, Mexico
[2] Ctr Invest Cient & Educ Super Ensenada, Dept Ciencias Comp, Mexico City, Mexico
来源
COMPUTACION Y SISTEMAS | 2024年 / 28卷 / 02期
关键词
Linux CFS; load balancing; perf event tool; PMU counters; chip multi-processor;
D O I
10.13053/CyS-28-2-4403
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
For a Linux operating system scheduler that is aware of Chip Multi-Processor (CMP) systems to carry out load balancing is extremely important and quite challenging. The scheduler is a vital component of the Linux kernel responsible for choosing the next thread to run and allocating to a processor core for execution. This process involves primarily a load-balancing procedure that provides the thread migration between the cores of a CMP system. A modern Linux scheduler is designed to obtain the best possible performance while ensuring a fair allocation of the processor cores' time among load-balancing procedure, and therefore, an excessive an increased cache invalidation, scheduling latency, average without degradation of performance.
引用
收藏
页码:623 / 645
页数:23
相关论文
共 37 条
  • [1] Helper Thread Prefetching Control Framework on Chip Multi-processor
    Zhang, Jianxun
    Gu, Zhimin
    Huang, Yan
    Zheng, Ninghan
    Hu, Xiaohan
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2015, 43 (02) : 180 - 202
  • [2] Helper Thread Prefetching Control Framework on Chip Multi-processor
    Jianxun Zhang
    Zhimin Gu
    Yan Huang
    Ninghan Zheng
    Xiaohan Hu
    International Journal of Parallel Programming, 2015, 43 : 180 - 202
  • [3] Load Balancing for Data-Parallel Applications on Network-on-Chip enabled Multi-Processor Platform
    Yang, Jungsook
    Chun, Chuny
    Bagherzadeh, Nader
    Lee, Seung Eun
    PROCEEDINGS OF THE 19TH INTERNATIONAL EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING, 2011, : 439 - 446
  • [4] Predicting inter-thread cache contention on a chip multi-processor architecture
    Chandra, D
    Guo, F
    Kim, S
    Solihin, Y
    11TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, : 340 - 351
  • [5] Cgroup-Aware Load Balancing in Heterogeneous Multi-Processor Scheduler
    Kim, Sangyoung
    Kim, Sukdong
    Kil, Rhee Man
    Youn, Hee Yong
    2016 INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGY CONVERGENCE (ICTC 2016): TOWARDS SMARTER HYPER-CONNECTED WORLD, 2016, : 21 - 26
  • [6] Reliability aware throughput management of chip multi-processor architecture via thread migration
    Pouyan, Fatemeh
    Azarpeyvand, Ali
    Safari, Saeed
    Fakhraie, Sied Mehdi
    JOURNAL OF SUPERCOMPUTING, 2016, 72 (04): : 1363 - 1380
  • [7] Reliability aware throughput management of chip multi-processor architecture via thread migration
    Fatemeh Pouyan
    Ali Azarpeyvand
    Saeed Safari
    Sied Mehdi Fakhraie
    The Journal of Supercomputing, 2016, 72 : 1363 - 1380
  • [8] Model Transformations for the Compilation of Multi-processor Systems-on-Chip
    Piel, Eric
    Marquet, Philippe
    Dekeyser, Jean-Luc
    GENERATIVE AND TRANSFORMATIONAL TECHNIQUES IN SOFTWARE ENGINEERING II, 2008, 5235 : 459 - 473
  • [9] Cross layer design to multi-thread a data-pipelining application on a multi-processor on chip
    Lai, Bo-Cheng Charles
    Schaumont, Patrick
    Qin, Wei
    Verbauwhede, Ingrid
    IEEE 17TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2006, : 15 - +
  • [10] Performance simulation of multi-processor systems based on load reallocation
    Jaakola, Marko
    VTT Publications, 2009, (717): : 1 - 65