A 10T2C Capacitive SRAM-based Computing-In-Memory Macro with Array-Embedded DAC and Shift-and-Add Functions

被引：0
|
作者：
Kim, Eunhwan [1 ]
Oh, Hyunmyung [1 ]
Lee, Jehun [2 ]
Park, Jihoon [2 ]
Kwon, Myeongeun [2 ]
Kim, Jae-Joon [2 ]
机构：
[1] Pohang Univ Sci & Technol POSTECH, Pohang, South Korea
[2] Seoul Natl Univ, Seoul, South Korea
来源：
2024 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, CICC | 2024年
关键词：
D O I：
10.1109/CICC60959.2024.10528997
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页数：2
相关论文
共 5 条
  • [1] Split WL 6T SRAM-Based Bit Serial Computing-in-Memory Macro With High Signal Margin and High Throughput
    Lee, Young Kyu
    Ko, Dong Han
    Cho, Seokhee
    Yeo, Minjune
    Kang, Mingu
    Jung, Seong-Ook
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (04) : 1869 - 1873
  • [2] A Local Computing Cell and 6T SRAM-Based Computing-in-Memory Macro With 8-b MAC Operation for Edge AI Chips
    Si, Xin
    Tu, Yung-Ning
    Huang, Wei-Hsing
    Su, Jian-Wei
    Lu, Pei-Jung
    Wang, Jing-Hong
    Liu, Ta-Wei
    Wu, Ssu-Yen
    Liu, Ruhui
    Chou, Yen-Chi
    Chung, Yen-Lin
    Shih, William
    Lo, Chung-Chuan
    Liu, Ren-Shuo
    Hsieh, Chih-Cheng
    Tang, Kea-Tiong
    Lien, Nan-Chun
    Shih, Wei-Chiang
    He, Yajuan
    Li, Qiang
    Chang, Meng-Fan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (09) : 2817 - 2831
  • [3] C2IM: A Compact Computing-In-Memory Unit of 10 Transistors with Standard 6T SRAM
    Ren, Erxiang
    Luo, Li
    Liu, Zheyu
    Wei, Qi
    Qiao, Fei
    2020 IEEE 33RD INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2020, : 113 - 116
  • [4] A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors
    Si, Xin
    Khwa, Win-San
    Chen, Jia-Jing
    Li, Jia-Fang
    Sun, Xiaoyu
    Liu, Rui
    Yu, Shimeng
    Yamauchi, Hiroyuki
    Li, Qiang
    Chang, Meng-Fan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (11) : 4172 - 4185
  • [5] A 22-nm 264-GOPS/mm2 6T SRAM and Proportional Current Compute Cell-Based Computing-in-Memory Macro for CNNs
    Liu, Feiran
    Yin, Anran
    Xue, Chen
    Wang, Bo
    Feng, Zhongyuan
    Liu, Han
    Li, Xiang
    Gao, Hui
    Xiong, Tianzhu
    Si, Xin
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (12) : 2389 - 2393
1