A 10.8-14.5-GHz Eight-Phase 12.5%-Duty-Cycle Nonoverlapping LO Generator With Automatic Phase-and-Duty-Cycle Calibration

被引:0
|
作者
Phan, Khoi T. [1 ]
Gao, Yang [1 ]
Luong, Howard C. [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Dept Elect & Comp Engn, Hong Kong, Peoples R China
关键词
Duty cycle; injection locking; mm-wave; multiple phase; N-path filtering; oscillator; phase calibration; receiver; MIXER-1ST RECEIVER; FRONT-END;
D O I
10.1109/JSSC.2024.3364668
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 10.8-14.5-GHz eight-phase 12.5%-duty-cycle nonoverlapping LO generator is proposed for 60-GHz eight-path-filtering subsampling receivers. A four-stage ring oscillator (RO) is followed by reconfigurable injection-locked-oscillator NOR gates to generate eight-phase 12.5%-duty-cycle signals featuring automatic successive phase calibration and automatic frequency-domain duty-cycle calibration. The generator prototype measures minimum phase errors of similar to 0.1 degrees and maximum fourth-harmonic output power of -5 dBm with >30-dB improvement while consuming 77.8 mW from a 1-V supply over the entire frequency tuning range from 10.8 to 14.5 GHz.
引用
收藏
页码:1361 / 1370
页数:10
相关论文
共 7 条
  • [1] A 10.8-14.5GHz 8-Phase 12.5%-Duty-Cycle Non-Overlapping LO Generator with Automatic Phase-and-Duty-Cycle Calibration for 60-GHz 8-Path-Filtering Sub-Sampling Receivers
    Phan, Khoi T.
    Gao, Yang
    Luong, Howard C.
    2023 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, RFIC, 2023, : 205 - 208
  • [2] A 915 MHz IoT Transmitter Employing Frequency Tripler and Digitally Controlled Duty-Cycle/Phase Calibration
    Choi, Kyung-Sik
    Kim, Keun-Mok
    Ko, Jinho
    Lee, Sang-Gug
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (11) : 3336 - 3347
  • [3] 2.5 mW 2.73 GHz non-overlapping multi-phase clock generator with duty-cycle correction in 0.13 μm CMOS
    Yu, Xiao-Peng
    Fang, Yun
    Shi, Zheng
    ELECTRONICS LETTERS, 2016, 52 (14) : 1261 - 1262
  • [4] DC-62 GHz 4-Phase 25% Duty Cycle Quadrature Clock Generator
    Weiss, Naftali
    Shopov, Stefan
    Schvan, Peter
    Chevalier, Pascal
    Cathelin, Andreia
    Voinigescu, Sorin P.
    2017 IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM (CSICS), 2017,
  • [5] A 2.4 mW 2.5 GHz multi-phase clock generator with duty cycle imbalance correction in 0.13 μm CMOS
    Fang, Yun
    Yu, Xiao-Peng
    Shi, Zheng
    Yeo, Kiat Seng
    INTEGRATION-THE VLSI JOURNAL, 2018, 63 : 87 - 92
  • [6] A 0.001-mm2, 1.15-11-GHz Background Quadrature Phase and Duty-Cycle Error Corrector Using a NAND- Based Phase Detector in 28-nm CMOS
    Oh, Jaewon
    Cho, Seonghwan
    IEEE SOLID-STATE CIRCUITS LETTERS, 2024, 7 : 247 - 250
  • [7] A 22-mW 0.9-2-GHz mixer-first receiver 8-phase overlap-suppressed 1/4 duty cycle LO for harmonic rejection
    Yu, Jiaming
    Wang, Keping
    Zhang, Hao
    MICROELECTRONICS JOURNAL, 2024, 149