A Two-Level Waveform Relaxation Approach for System-Level Power Delivery Verification

被引：1

作者：

Moglia, Alessandro ^{[1
]}

Carlucci, Antonio ^{[1
]}

Grivet-Talocia, Stefano ^{[1
]}

Mongrain, Scott ^{[2
]}

Kulasekaran, Sid ^{[2
]}

Radhakrishnan, Kaladhar ^{[2
]}

机构：

[1] Politecn Torino, Dept Elect & Telecommun, Turin, Italy

[2] Intel Corp, Chandler, AZ 85226 USA

来源：

IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS, EDAPS 2023 | 2023年

关键词：

D O I：

10.1109/EDAPS58880.2023.10468326

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper considers a complete power delivery network model of a multicore processing system, including per-core voltage regulation loops through Fully Integrated Voltage Regulators. Based on a nonlinear descriptor formulation of the system equations, we propose a transient solver based on a two-level Waveform Relaxation iteration. The convergence properties and the scalability of this solver when implemented on a parallel computing architecture are investigated. Numerical results show fast convergence and excellent scalability properties.

引用

页数：3

共 50 条

[41] Two-Level System as a Quantum Sensor for Absolute Calibration of Power
Honigl-Decrinis, T.
Shaikhaidarov, R.
de Graaf, S. E.
Antonov, V. N.
Astafiev, O. V.
PHYSICAL REVIEW APPLIED, 2020, 13 (02)
[42] Challenges in using system-level models for RTL verification
Ng, Kelvin
2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 812 - 815
[43] Synchronization verification in system-level design with ILP solvers
Sakunkonchak, T
Komatsu, S
Fujita, M
THIRD ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2005, : 121 - 130
[44] Synchronization verification in system-level design with ILP solvers
Sakunkonchak, Thanyapat
Komatsu, Satoshi
Fujita, Masahiro
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (12) : 3387 - 3396
[45] System-Level Verification of Embedded Operating Systems Components
Ludwich, Mateus Krepsky
Froehlich, Antonio Augusto
2012 BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEM ENGINEERING (SBESC 2012), 2012, : 161 - 165
[46] Assertion-Based Verification for System-Level Designs
Sohofi, Hassan
Navabi, Zainalabedin
PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 582 - 588
[47] System-level verification methodology for advanced switch fabrics
Sosa, J
Montiel-Nelson, JA
Navarro, H
Shahdadpuri, M
Sarmiento, R
VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 187 - 198
[48] System-Level Approach to Designing a Smart Wireless Charging System for Power Wheelchairs
Teeneti, Chakridhar
Pratik, Ujjwal
Philips, Gavin
Azad, Ahmed
Greig, Mark
Zane, Regan
Bodine, Cathy
Coopmans, Calvin
Pantic, Zeljko
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2021, 57 (05) : 5128 - 5144
[49] District Energy System Optimisation and Communication: A Two-Level Approach
Rongstock, Ruben
Pfeiffer, Daniel
Toradmal, Ajit
Frank, Heinz
Binder, Jann
Becker, Martin
Thomas, Bernd
Widmann, Christine
2018 53RD INTERNATIONAL UNIVERSITIES POWER ENGINEERING CONFERENCE (UPEC), 2018,
[50] A Two-Level Keyphrase Extraction Approach
Ali, Chedi Bechikh
Wang, Rui
Haddad, Hatem
COMPUTATIONAL LINGUISTICS AND INTELLIGENT TEXT PROCESSING (CICLING 2015), PT II, 2015, 9042 : 390 - 401

← 1 2 3 4 5 →