A self-adaptive correlated multiple sampling technique based on single-slope ADC for low-noise CMOS image sensors

被引:0
|
作者
Zheng, Haojie [1 ,2 ]
Nie, Kaiming [1 ,2 ]
Zha, Wanbin [1 ,2 ]
Xu, Jiangtao [1 ,2 ]
机构
[1] Tianjin Univ, Sch Microelect, 92 Weijin Rd, Tianjin 300072, Peoples R China
[2] Tianjin Key Lab Imaging & Sensing Microelect Techn, 92 Weijin Rd, Tianjin 300072, Peoples R China
基金
中国国家自然科学基金;
关键词
Low noise; CMOS image sensor; Correlated multiple sampling; Self-adaptive correlated multiple sampling;
D O I
10.1016/j.mejo.2024.106232
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a self-adaptive correlated multiple sampling (SACMS) technique for low-noise CMOS image sensors. Compared to the traditional correlated multiple sampling (TCMS), SACMS technique adds a predetermination stage to determine the brightness of the pixel, reducing the 4 large-range ramps to 3 smallrange ramps and 1 large-range ramp when quantizing the signal. For dark pixels, the signal is quantized using small-range ramps with short sampling interval to reduce low-frequency noise. For bright pixels, the CMS operation is turned off and the signal is quantized only once in the large-range ramp to improve the frame rate. Simulation results demonstrate that, for dark pixels, SACMS achieves a minimum readout noise of 84.22 mu Vrms at eight times analog gain, compared to 108.76 mu Vrms with TCMS, representing an approximately 21.7 % improvement in noise suppression. Additionally, the sampling rate of the SSADC employing SACMS technique is 36.36 kHz, while the sampling rate of the SSADC using TCMS technique is 21 kHz.
引用
收藏
页数:9
相关论文
共 50 条
  • [41] Design of a CMOS Image Sensor with a 10-bit Two-Step Single-Slope A/D Converter and a Hybrid Correlated Double Sampling
    Hwang, Yeonseong
    Lee, Seongjoo
    Song, Minkyu
    [J]. 2014 10TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2014), 2014,
  • [42] A 14–10 b dual-mode low-noise pipeline ADC for high-end CMOS image sensors
    Suk-Hee Cho
    Jun-Sang Park
    Gil-Cho Ahn
    Seung-Hoon Lee
    [J]. Analog Integrated Circuits and Signal Processing, 2014, 80 : 437 - 447
  • [43] A self-compensated approach for ramp kickback noise in CMOS image sensor column parallel single slope ADC
    Guo, Zhongjie
    Yu, Ningmei
    Wu, Longsheng
    [J]. MICROELECTRONICS JOURNAL, 2022, 120
  • [44] Low-Power CMOS Image Sensor Based on Column-Parallel Single-Slope/SAR Quantization Scheme
    Tang, Fang
    Chen, Denis Guangyin
    Wang, Bo
    Bermak, Amine
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (08) : 2561 - 2566
  • [45] Noise Reduction Effect of Multiple-Sampling-Based Signal-Readout Circuits for Ultra-Low Noise CMOS Image Sensors
    Kawahito, Shoji
    Seo, Min-Woong
    [J]. SENSORS, 2016, 16 (11):
  • [46] A 14-10 b dual-mode low-noise pipeline ADC for high-end CMOS image sensors
    Cho, Suk-Hee
    Park, Jun-Sang
    Ahn, Gil-Cho
    Lee, Seung-Hoon
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 80 (03) : 437 - 447
  • [47] A 28.9-38.8 μW dual-mode 10-bit column parallel single-slope ADC with minimum voltage feedback for CMOS image sensors
    Yuan, Shengping
    Li, Zhoudeng
    Yu, Shanghong
    Yin, Fanghui
    Tang, Xian
    [J]. MICROELECTRONICS JOURNAL, 2024, 145
  • [48] A 12-Bit High-Speed Column-Parallel Two-Step Single-Slope Analog-to-Digital Converter (ADC) for CMOS Image Sensors
    Lyu, Tao
    Yao, Suying
    Nie, Kaiming
    Xu, Jiangtao
    [J]. SENSORS, 2014, 14 (11) : 21603 - 21625
  • [49] 11-bit Column-Parallel Single-Slope ADC With First-Step Half-Reference Ramping Scheme for High-Speed CMOS Image Sensors
    Kim, Hyeon-June
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (07) : 2132 - 2141
  • [50] A Two-Step A/D Conversion and Column Self-Calibration Technique for Low Noise CMOS Image Sensors
    Bae, Jaeyoung
    Kim, Daeyun
    Ham, Seokheon
    Chae, Youngcheol
    Song, Minkyu
    [J]. SENSORS, 2014, 14 (07): : 11825 - 11843