Analysis of Reconfiguration Delay in Heterogeneous Systems-on-Chip via Traffic Injection

被引:1
|
作者
Valente, Giacomo [1 ]
Muttillo, Vittoriano [2 ]
Federici, Fabio [3 ]
Pomante, Luigi [1 ]
Di Mascio, Tania [1 ]
机构
[1] Univ Aquila, Dept Informat Engn Comp Sci & Math, I-67100 Laquila, Italy
[2] Univ Teramo, Dept Polit Sci, I-64100 Teramo, Italy
[3] Collins Aerosp, Appl Res & Technol, I-00185 Rome, Italy
关键词
Delays; Field programmable gate arrays; Real-time systems; Random access memory; Interference channels; Quality of service; Memory management; Dynamic reconfiguration; field-programmable gate array (FPGA); system-on-chip (SoC);
D O I
10.1109/LES.2023.3305401
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Modern real-time systems started leveraging runtime reconfigurable architectures to reduce size, weight, and power while ensuring predictability. However, the time to reconfigure a platform (referred to as reconfiguration delay) is non-negligible and subject to fluctuations caused by conflicts in accessing shared components during the reconfiguration process. Different from existing solutions that impact either system resources or system performance, in this letter, we propose an approach, together with its supporting tools, allowing to characterize the reconfiguration delay and to be able to capture and produce evidence of the actual impact of the resource contention. In addition, we report the experiments of the proposed approach in a representative configuration on a Xilinx Zynq Ultrascale+ MPSoC; results show that conflicts can impact the reconfiguration delay at most by 230%.
引用
收藏
页码:162 / 165
页数:4
相关论文
共 50 条
  • [21] Building Complete Heterogeneous Systems-on-Chip in C: From Hardware Accelerators to CPUs
    Si, Qilin
    Shetty, Santosh
    Schaefer, Benjamin Carrion
    ELECTRONICS, 2021, 10 (14)
  • [22] System-Level Optimization of Accelerator Local Memory for Heterogeneous Systems-on-Chip
    Pilato, Christian
    Mantovani, Paolo
    Di Guglielmo, Giuseppe
    Carloni, Luca P.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (03) : 435 - 448
  • [23] Formal Analysis of the ACE Specification for Cache Coherent Systems-on-Chip
    Kriouile, Abderahman
    Serwe, Wendelin
    FORMAL METHODS FOR INDUSTRIAL CRITICAL SYSTEMS, 2013, 8187 : 108 - 122
  • [24] Heterogeneous and multi-level compression techniques for test volume reduction in systems-on-chip
    Lingappan, L
    Ravi, S
    Raghunathan, A
    Jha, NK
    Chakradhar, ST
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 65 - 70
  • [25] Module Relocation in Heterogeneous Reconfigurable Systems-on-Chip using the Xilinx Isolation Design Flow
    Gantel, L.
    Benkhelifa, M. E. A.
    Lemonnier, F.
    Verdier, F.
    2012 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2012,
  • [26] Handling Large Data Sets for High-Performance Embedded Applications in Heterogeneous Systems-on-Chip
    Mantovani, Paolo
    Cota, Emilio G.
    Pilato, Christian
    Di Guglielmo, Giuseppe
    Carloni, Luca P.
    2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), 2016,
  • [27] Analysis and Comparison of Attainable Hardware Acceleration in All Programmable Systems-on-Chip
    Sklyarov, Valery
    Skliarova, Iouliia
    Silva, Joao
    Sudnitson, Alexander
    2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2015, : 345 - 352
  • [28] Cross-Chip Partial Reconfiguration for the Initialization of Modular and Scalable Heterogeneous Systems
    Fuchs, Marvin
    Krause, Hendrik
    Muscheid, Timo
    Scheller, Lukas
    Ardila-Perez, Luis E.
    Sander, Oliver
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2025, 72 (03) : 727 - 734
  • [29] Throughput and Delay Analysis for p-Persistent CSMA with Heterogeneous Traffic
    MacKenzie, Richard
    O'Farrell, Timothy
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2010, 58 (10) : 2881 - 2891
  • [30] Delay Jitter Analysis for Uplink Traffic in LTE Systems
    Sahu, Megha
    2019 11TH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS & NETWORKS (COMSNETS), 2019, : 539 - 541