A Wire-less SiC Power Module Using Flip-Chip Sintering Method

被引:0
|
作者
Liu, Yuncan [1 ]
Yan, Haidong [2 ]
Yang, Daoguo [1 ]
Li, Wangyun [1 ]
Liu, Chaohui [3 ]
Zhang, Yakun [3 ]
机构
[1] Guilin Univ Elect Technol, Sch Mech & Elect Engn, Guangxi Key Lab Mfg Syst & Adv Mfg, Guilin, Peoples R China
[2] Zhejiang Univ, Coll Elect Engn, Hangzhou, Peoples R China
[3] Natl New Energy Vehicle Technol Innovat Ctr NEVC, Powertrain Dept, Beijing, Peoples R China
基金
中国国家自然科学基金;
关键词
Flip chip; Double-sided cooling; SiC MOSFET; Ag sintering; Thermomechanical coupling;
D O I
10.1109/ICEPT59018.2023.10492257
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
As SiC devices move towards lower specific RDS(on) and higher current density, traditional wire bonding SiC power modules are facing serious challenges in thermal management. The top-side of the SiC device of the double-sided cooling (DSC) power module uses a metal surface interconnection instead of the bonding wire point interconnection of the single-sided cooling (SSC) power module, which can effectively improve the current carrying capacity of the devices and significantly reduce the device junction temperature. However, the fragile interconnection structure on the top-side of the SiC devices of the DSC power modules will endure high thermomechanical stress from the upper largearea substrate, leading to significant thermal-mechanical reliability concerns. This paper proposes a flip-chip sintering interconnection method for DSC power modules which strengthens the mechanical interconnection structure between the top-side of the SiC device and the upper substrate. Simultaneously, it further improves the double-sided heat dissipation efficiency and current carrying capacity of the SiC device. Compared with the traditional DSC power modules, the maximum junction temperature of the SiC device of the flip-chip double-sided cooling (FCDSC) power modules is reduced by 14.2%, the effective interconnection area is increased by 60.5%, the maximum thermomechanical stress of the SiC device is reduced by 11.0%, and the maximum current carrying capacity is increased by 5.5%.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] Microrelay packaging technology using flip-chip assembly
    Miller, David C.
    Zhang, Wenge
    Bright, Victor M.
    Proceedings of the IEEE Micro Electro Mechanical Systems (MEMS), 2000, : 265 - 270
  • [32] Miniaturized SAW filters using a flip-chip technique
    Yatsuda, H
    Horishima, T
    Eimura, T
    Ooiwa, T
    IEEE TRANSACTIONS ON ULTRASONICS FERROELECTRICS AND FREQUENCY CONTROL, 1996, 43 (01) : 125 - 130
  • [33] Reliability studies of two flip-chip BGA packages using power cycling test
    Qi, Q
    MICROELECTRONICS RELIABILITY, 2001, 41 (04) : 553 - 562
  • [34] New module structure using flip-chip technology for high-speed optical communication ICs
    Yamaguchi, S
    Imai, Y
    Kimura, S
    Tsunetsugu, H
    1996 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 1996, : 243 - 246
  • [35] Hygro-thermo-mechanical modeling of mixed flip-chip and wire bond stacked die BGA module with molded undertill
    Zhang, XR
    Tee, TY
    Ng, HS
    Teysseyre, J
    Loo, S
    Mhaisalkar, S
    Ng, FK
    Lim, CT
    6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 630 - 634
  • [36] FLIP-CHIP BONDING USING SUPERCONDUCTING SOLDER BUMP
    OGASHIWA, T
    NAKAGAWA, H
    AKIMOTO, H
    SHIGYO, H
    TAKADA, S
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1995, 34 (8A): : 4043 - 4046
  • [37] A miniature BAW duplexer using flip-chip on LTCC
    Marksteiner, S
    Handtmann, M
    Timme, HJ
    Aigner, R
    Welzer, R
    Portmann, J
    Bauernschmitt, U
    2003 IEEE ULTRASONICS SYMPOSIUM PROCEEDINGS, VOLS 1 AND 2, 2003, : 1794 - 1797
  • [38] Flip-chip bonding using superconducting solder bump
    Ogashiwa, Toshinori
    Nakagawa, Hiroshi
    Akimoto, Hideyuki A.
    Shigyo, Hiroyuki
    Takada, Susumu
    Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 1995, 34 (8 A): : 4043 - 4046
  • [39] Mechanical fatigue test method for chip/underfill delamination in flip-chip packages
    Hirohata, K
    Kawamura, N
    Mukai, M
    Kawakami, T
    Aoki, H
    Takahashi, K
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2002, 25 (03): : 217 - 222
  • [40] Reliability of Flip-Chip Technologies for SiC-MEMS Operating at 500°C
    Zeiser, Roderich
    Lehmann, Lukas
    Fiedler, Volker
    Wilde, Juergen
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1538 - 1544