FABRICATION PROCESS IMPROVEMENT OF AGGRESSIVELY SCALED DUAL-BIT/CELL SPLIT-GATE FLOATING-GATE FLASH CELL

被引:0
|
作者
Zhang, Yintong [1 ]
Xu, Zhaozhao [1 ]
Liang, Xuanming [1 ]
Wu, Zhitao [1 ]
Zhou, Yang [2 ]
Xu, Gavin [2 ]
Fang, Ziquan [2 ]
Liu, Donghua [2 ]
Li, Alex [2 ]
Qian, Wensheng [2 ]
机构
[1] Huahong Semicond Wuxi Ltd, Wuxi 214029, Jiangsu, Peoples R China
[2] Shanghai Huahong Grace Semicond Mfg Corp, Shanghai 201203, Peoples R China
关键词
NOR type Dual-bit/cell (NORD); Split-gate; Floating-gate; Symmetry optimization; Non self-aligned; PROGRAM DISTURB;
D O I
10.1109/CSTIC61820.2024.10531902
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
A novel method was proposed to optimize the fabrication process of the aggressively scaled non self-aligned split-gate floating-gate (FG) NOR-type Dual-bit/cell (NORD) flash cell. The improvement method solved the issue of the overlay shift between two times of lithography, which results in the asymmetry FG and control gate (CG) between the two bits in one cell. The cell well implant and lightly doped drain (LDD) implant have been modified to make sure the device performance can match that of conventional cell. The technology computer-aided-design (TCAD) simulation results suggest that the changes in gate lengths don't cause declines in device characteristics and even better performance in readout window and program efficiency, which confirms the feasibility of the fabrication process improvement method.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Fabrication and optimization of aggressively scaled Dual-Bit/Cell Split-Gate Floating-Gate flash memory cell in 55-nm node technology
    Chen, Hualun
    Xu, Zhaozhao
    Xiong, Wei
    Zhang, Jian
    Xu, Xiaojun
    Wang, Hui
    Dang, Yang
    Wang, Jinfeng
    Song, Wan
    Tian, Tian
    Liu, Donghua
    Qian, Wensheng
    Kong, Weiran
    [J]. SOLID-STATE ELECTRONICS, 2022, 194
  • [2] Extraction of Floating-Gate Capacitive Parameters in Split-Gate Flash Memory Cells
    Tkachev, Yuri
    [J]. 2016 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS), 2016, : 110 - 115
  • [3] Using an ammonia treatment to improve the floating-gate spacing in split-gate flash memory
    Chu, WT
    Lin, HH
    Tu, YL
    Wang, YH
    Hsieh, CT
    Sung, HC
    Lin, YT
    Tsai, CS
    Wang, CS
    [J]. IEEE ELECTRON DEVICE LETTERS, 2004, 25 (09) : 616 - 618
  • [4] Scaling effects in dual-bit split-gate nitride memory devices
    Breuil, L
    Haspeslagh, L
    Lorenzini, M
    De Vos, J
    Van Houdt, J
    [J]. SOLID-STATE ELECTRONICS, 2005, 49 (11) : 1862 - 1866
  • [5] Floating-Gate Corner-Enhanced Poly-to-Poly Tunneling in Split-Gate Flash Memory Cells
    Tkachev, Yuri
    Liu, Xian
    Kotov, Alexander
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (01) : 5 - 11
  • [6] A novel symmetrical split-gate structure for 2-bit per cell flash memory
    方亮
    孔蔚然
    顾靖
    张博
    邹世昌
    [J]. Journal of Semiconductors, 2014, (07) : 73 - 76
  • [7] A novel symmetrical split-gate structure for 2-bit per cell flash memory
    Fang Liang
    Kong Weiran
    Gu Jing
    Zhang Bo
    Zou Shichang
    [J]. JOURNAL OF SEMICONDUCTORS, 2014, 35 (07)
  • [8] Vertical floating-gate 4.5F2 split-gate NOR flash memory at 110nm node
    Lee, D
    Tsui, F
    Yang, JW
    Gao, F
    Lu, WJ
    Lee, Y
    Chen, CT
    Huang, V
    Wang, PY
    Liu, MH
    Hsu, HC
    Chang, S
    Chang, SY
    Van Tran, H
    Frayer, J
    Hu, YW
    Yeh, B
    Chen, B
    [J]. 2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 72 - 73
  • [9] A novel symmetrical split-gate structure for 2-bit per cell flash memory
    方亮
    孔蔚然
    顾靖
    张博
    邹世昌
    [J]. Journal of Semiconductors., 2014, 35 (07) - 76
  • [10] Effects of floating-gate doping concentration on flash cell performance
    Huang, TY
    Jong, FC
    Lin, HC
    Chao, TS
    Leu, LY
    Young, K
    Lin, CH
    Chiu, KY
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (08): : 5063 - 5067