Design of Low Power Bandgap Voltage Reference with High Power Supply Rejection Ratio for LDO Application

被引:0
|
作者
Calimpusan, Re-Ann Cristine O. [1 ]
Galvez, Christopher [1 ]
机构
[1] Caraga State Univ, Dept Elect Engn, Butuan City, Philippines
关键词
CMOS Bandgap Reference; 180 nm process; low shutdown power;
D O I
10.1109/ISIEA61920.2024.10607313
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Voltage reference circuits are very important in electronics nowadays, especially in power management supply. It is used to provide biasing Voltage despite the changes in process, voltage supply, and temperature. A low power bandgap voltage reference circuit was designed which can operate in 1.8 Volts(V), and the topology was implemented in a 180 nanometer(nm) CMOS process. The PSR enhancement stage was added to have a high power supply rejection ratio(PSRR), also the power gating was added to have a low shutdown power. The simulation results show that this reference voltage has an output voltage of 350 millivolts (mV) while the temperature coefficient result was 6.93 parts per million per degree Celsius (ppm/degrees C) at -40 degrees C to +125 degrees C, the Montecarlo analysis shows that the design has a yield of 100%. The circuit has a high power supply rejection ratio(PSRR) value which was 87 dB and 84.3 dB at 100 Hertz(Hz) and 50 kilohertz (KHz) respectively, with a total power dissipation of 84.48 microwatts(mu W) and quiescent current(IQ) of 46.99 microamperes (mu A). The additional feature, which is the power gating when enabled, the circuit will have only 1.60 nanowatts(nW) of total power dissipation. This voltage reference can enhance its temperature coefficient by using the second-order curvature architecture of Bandgap voltage reference(BGR).
引用
收藏
页数:12
相关论文
共 50 条
  • [1] Design and analysis of high power supply rejection CMOS bandgap voltage reference
    Weng Qiang
    Zhang Yunzhu
    Wu Jianhui
    Zhang Meng
    [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 530 - 533
  • [2] 1.8 V CMOS bandgap voltage reference with high power supply rejection ratio
    Beijing Embedded System Key Laboratory, College of Electronic Information and Control Engineering, Beijing University of Technology, Beijing 100022, China
    [J]. Beijing Gongye Daxue Xuebao J. Beijing Univ. Technol., 2007, 10 (1052-1055):
  • [3] A Low Power CMOS Bandgap Voltage Reference with Enhanced Power Supply Rejection
    Li, Wenguan
    Yao, Ruohe
    Guo, Lifang
    [J]. 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 300 - +
  • [4] A -100 dB power supply rejection ratio non-bandgap voltage reference
    Huang G.
    Yin T.
    Zhu Y.
    Xu X.
    Zhang Y.
    Yang H.
    [J]. Yang, Haigang (yanghg@mail.ie.ac.cn), 2016, Science Press (38): : 2122 - 2128
  • [5] Analysis and Design of High Power Supply Rejection LDO
    Shao, Yali
    Wang, Yi
    Ning, Zhihua
    He, Lenian
    [J]. 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 324 - +
  • [6] An improved bandgap reference with high power supply rejection
    Hoon, SK
    Chen, J
    Maloberti, F
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 833 - 836
  • [7] A Fully MOSFET Voltage Reference with Low Power Consumption and High Power Supply Rejection Ratio for IoT Microsystems
    Rayat, Hosein
    Dastanian, Rezvan
    [J]. JORDAN JOURNAL OF ELECTRICAL ENGINEERING, 2022, 8 (02): : 102 - 113
  • [8] A Low-Voltage CMOS Bandgap Reference Circuit With Improved Power Supply Rejection
    Mohieldin, Ahmed N.
    Elbahr, Haidi
    Hegazi, Emad
    Mostafa, Marwa
    [J]. 2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 343 - 346
  • [9] Design of High Power Supply Rejection Voltage Reference with Wide Input Voltage
    Han, Yuheng
    Zhang, Guojun
    Zhao, Shaomin
    Guo, Jun
    Luo, Heping
    [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
  • [10] Improvement of power supply rejection ratio of LDO deteriorated by reducing power consumption
    Heng, Socheat
    Pham, Cong-Kha
    [J]. 2008 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2008, : 43 - 46