共 50 条
- [1] Design and analysis of high power supply rejection CMOS bandgap voltage reference [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 530 - 533
- [2] 1.8 V CMOS bandgap voltage reference with high power supply rejection ratio [J]. Beijing Gongye Daxue Xuebao J. Beijing Univ. Technol., 2007, 10 (1052-1055):
- [3] A Low Power CMOS Bandgap Voltage Reference with Enhanced Power Supply Rejection [J]. 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 300 - +
- [4] A -100 dB power supply rejection ratio non-bandgap voltage reference [J]. Yang, Haigang (yanghg@mail.ie.ac.cn), 2016, Science Press (38): : 2122 - 2128
- [5] Analysis and Design of High Power Supply Rejection LDO [J]. 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 324 - +
- [6] An improved bandgap reference with high power supply rejection [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 833 - 836
- [7] A Fully MOSFET Voltage Reference with Low Power Consumption and High Power Supply Rejection Ratio for IoT Microsystems [J]. JORDAN JOURNAL OF ELECTRICAL ENGINEERING, 2022, 8 (02): : 102 - 113
- [8] A Low-Voltage CMOS Bandgap Reference Circuit With Improved Power Supply Rejection [J]. 2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 343 - 346
- [9] Design of High Power Supply Rejection Voltage Reference with Wide Input Voltage [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
- [10] Improvement of power supply rejection ratio of LDO deteriorated by reducing power consumption [J]. 2008 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2008, : 43 - 46