Experimental Validation of Memristor-Aided Logic Using 1T1R TaOx RRAM Crossbar Array

被引:1
|
作者
Bende, Ankit [1 ]
Singh, Simranjeet [1 ,5 ]
Jha, Chandan Kumar [6 ]
Kempen, Tim [2 ]
Cueppers, Felix [2 ]
Bengel, Christopher [4 ]
Zambanini, Andre [3 ]
Nielinger, Dennis [3 ]
Patkar, Sachin [5 ]
Drechsler, Rolf [6 ,7 ]
Waser, Rainer [1 ,2 ]
Merchant, Farhad [8 ]
Rana, Vikas [2 ]
机构
[1] Forschungszentrum Julich, PGI 7, Julich, Germany
[2] Forschungszentrum Julich, PGI 10, Julich, Germany
[3] Forschungszentrum Julich, ZEA 2, Julich, Germany
[4] Rhein Westfal TH Aachen, IWE 2, Aachen, Germany
[5] Indian Inst Technol, Bombay, Maharashtra, India
[6] Univ Bremen, Bremen, Germany
[7] DFKI GmbH, Kaiserslautern, Germany
[8] Newcastle Univ, Newcastle Upon Tyne, Tyne & Wear, England
关键词
MAGIC; RRAM; logic-in-memory; fabrication; MEMORY;
D O I
10.1109/VLSID60093.2024.00100
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Memristor-aided logic (MAGIC) design style holds a high promise for realizing digital logic-in-memory functionality. The ability to implement a specific gate in a MAGIC design style hinges on the SET-to-RESET threshold ratio. The TaOx memristive devices exhibit distinct SET-to-RESET ratios, enabling the implementation of OR and NOT operations. As the adoption of the MAGIC design style gains momentum, it becomes crucial to understand the breakdown of energy consumption in the various phases of its operation. This paper presents experimental demonstrations of the OR and NOT gates on a 1T1R crossbar array. Additionally, it provides insights into the energy distribution for performing these operations at different stages. Through our experiments across different gates, we found that the energy consumption is dominated by initialization in the MAGIC design style. The energy split-up is 14.8%, 85%, and 0.2% for execution, initialization, and read operations, respectively.
引用
收藏
页码:565 / 570
页数:6
相关论文
共 50 条
  • [1] Implementation of Digital Magnitude Comparator Circuit on Memristor Crossbar Array Using Memristor-Aided Logic
    Haron, Adib
    Ruslan, Hakim
    Osman, Nazmie
    Mutalib, Syed
    Idros, Faizul
    [J]. PROCEEDINGS OF THE 7TH INTERNATIONAL CONFERENCE ON ELECTRONIC DEVICES, SYSTEMS AND APPLICATIONS (ICEDSA2020), 2020, 2306
  • [2] A Non-volatile Comparator Based on 1T1M Crossbar Arrays Using Memristor-Aided Logic
    Wang, Xiaoping
    Yang, Yuanyuan
    Chen, Lin
    Li, Shuai
    [J]. IECON 2017 - 43RD ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2017, : 5685 - 5689
  • [3] Efficient threshold logic in 1T1R array
    Fu, Xingzhi
    Li, Qingjiang
    Wang, Yinan
    Wang, Wei
    Diao, Jietao
    Wang, Weihe
    Xu, Hui
    Yu, Hongqi
    [J]. ELECTRONICS LETTERS, 2022, 58 (18) : 702 - 704
  • [4] On the design and analysis of a compact array with 1T1R RRAM memory element
    Mbarek, Khaoula
    Rziga, Faten Ouaja
    Ghedira, Sami
    Besbes, Kamel
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 102 (01) : 27 - 37
  • [5] On the design and analysis of a compact array with 1T1R RRAM memory element
    Khaoula Mbarek
    Faten Ouaja Rziga
    Sami Ghedira
    Kamel Besbes
    [J]. Analog Integrated Circuits and Signal Processing, 2020, 102 : 27 - 37
  • [6] Ferroelectric tunnel memristor-based neuromorphic network with 1T1R crossbar architecture
    Wang, Zhaohao
    Zhao, Weisheng
    Kang, Wang
    Zhang, Youguang
    Klein, Jacques-Olivier
    Chappert, Claude
    [J]. PROCEEDINGS OF THE 2014 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2014, : 29 - 34
  • [7] The Effect of Variation on Neuromorphic Network Based on 1T1R Memristor Array
    Yao, Peng
    Wu, Huaqiang
    Gao, Bin
    Zhang, Guo
    Qian, He
    [J]. 2015 15TH NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM (NVMTS), 2015,
  • [8] A High Fault Coverage March Test for 1T1R Memristor Array
    Luo, Yichi
    Cui, Xiaole
    Luo, Mengyin
    Lin, Qiujun
    [J]. 2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
  • [9] Weight Update Scheme for 1T1R Memristor Array Based Equilibrium Propagation
    Taylor, Brady
    Yang, Xiaoxuan
    Li, Hai
    [J]. 2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 388 - 392
  • [10] A Novel Capacitor-based Stateful Logic Operation Scheme for In-memory Computing in 1T1R RRAM Array
    Shen, Wensheng
    Huang, Peng
    Wang, Xiangyu
    Feng, YuLin
    Xu, WeiJie
    Gao, Bin
    Wu, Huaqiang
    Qian, He
    Liu, Lifeng
    Liu, Xiaoyan
    Zhang, Xing
    Kang, Jinfeng
    [J]. 2020 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2020), 2020,