Electrochemical simulation of electrodeposition growth of copper in Through Silicon Via(TSV)

被引:0
|
作者
Xu, Zeng-Guang [1 ,2 ]
Zhong, Cheng [1 ]
Li, Zhe [1 ]
Sun, Rong [1 ,2 ]
Liu, Zhi-Quan [1 ,2 ]
机构
[1] Chinese Acad Sci, SIAT, Shenzhen Inst Adv Elect Mat SIEM, Shenzhen 518055, Peoples R China
[2] UCAS, Shenzhen Coll Adv Technol, Shenzhen 518055, Peoples R China
来源
2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT | 2023年
关键词
Three-dimensional packaging; through silicon via; electrochemical simulation; MECHANISM;
D O I
10.1109/ICEPT59018.2023.10492333
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Through silicon via (TSV) technology has the advantages of improving chip integration density, reducing package size, reducing transmission delay and realizing low power consumption. It is a key advanced technology to promote the development of chip packaging in three-dimensional direction. Electrodeposited copper is the main way to achieve interconnection in TSV because copper has the advantages of high conductivity and low cost. However, due to the small diameter of the silicon via and high aspect ratio, bottom voids, cavities or gaps may appear in the process of electrodeposition of copper, which seriously affect the electrical, thermal and mechanical properties of TSV. There are many factors affecting TSV electrodeposition, including the composition of electroplating solution, the size of TSV, the state of electrode surface, the pretreatment technology, type and concentration of additives, etc. Finite element analysis (FEA) could be an important method to understand the detail process and mechanism of the electrodeposition growth of copper, helping to realize the defect-free filling of TSV and ensure its application reliability in experiment. In this paper, the electrodeposition growth process of copper and its mechanism are analyzed in detail by electrochemical simulation and Tertiary current distribution theory. In the absence of any additives, TSV tend to preferentially seal at the orifice position, which hinders mass transfer of Cu2+ and leads to defects such as voids in TSV. We further studied the effects of material, structural and technological factors on the growth process of copper deposition, focusing on Cu2+ concentration, different via sizes with same aspect ratio of 10:1 and external electrode potential in constant mode. Firstly, we found that the Cu2+ concentration directly determines the growth rate of copper in TSV, and increasing the concentration of Cu2+ in electroplating solution help to the relatively uniform growth of copper in TSV, also improve the growth rate of copper. Secondly, increasing electrode potential will increase the growth rate of copper, but aggravate the non-uniform growth trend of copper at the same time. Thirdly, contrary to common sense, when the aspect ratio is fixed, the smaller the via size, the more uniform the electrodeposition growth of copper in TSV. Based on the above simulation results, we understand the main material, structural and process factors that affect the growth uniformity and speed of copper in TSV. The effects of various additives on electrodeposition of copper are also discussed.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] High Speed Copper Electrodeposition for Through Silicon Via(TSV)
    Kondo, Kazuo
    Suzuki, Yushi
    Saito, Takeyasu
    Okamoto, Naoki
    PROCESSING, MATERIALS, AND INTEGRATION OF DAMASCENE AND 3D INTERCONNECTS, 2010, 25 (38): : 127 - 131
  • [2] High Speed Copper Electrodeposition for Through Silicon Via(TSV)
    Hayashi, Taro
    Kondo, Kazuo
    Takeuchi, Minoru
    Suzuki, Yushi
    Saito, Takeyasu
    Okamoto, Naoki
    Marunaka, Masao
    Tsuchiya, Takayuki
    Bunya, Masaru
    PROCESSING MATERIALS OF 3D INTERCONNECTS, DAMASCENE AND ELECTRONICS PACKAGING, 2012, 41 (43): : 45 - 51
  • [3] Numerical simulation of copper electrodeposition for Through Silicon Via (TSV) with SPS-PEG-Cl additive system
    Tao, Yanan
    Liang, Chao
    Mei, Ziqi
    Song, Zhiqiang
    Wu, Yu
    Sun, Yunna
    Zhang, Wenqiang
    Ruan, Yong
    Zhao, Xiaoguang
    MICROELECTRONICS JOURNAL, 2024, 144
  • [4] Electrochemical investigations for copper electrodeposition of through-silicon via
    Tsai, Tzu-Hsuan
    Huang, Jui-Hsiung
    MICROELECTRONIC ENGINEERING, 2011, 88 (02) : 195 - 199
  • [5] Numerical modeling and experimental verification of copper electrodeposition for through silicon via (TSV) with additives
    Xiao, Hongbin
    He, Hu
    Ren, Xinyu
    Zeng, Peng
    Wang, Fuliang
    MICROELECTRONIC ENGINEERING, 2017, 170 : 54 - 58
  • [6] Optimization of Cu Electrodeposition Parameters for Through Silicon Via (TSV)
    Noh, Sang-Soo
    Choi, Eun-Hey
    Lee, Yong-Hyuk
    Ju, Hyun-jin
    Rha, Sa-Kyun
    Lee, Boung-ju
    Kim, Dong-Kyu
    Lee, Youn-Seoung
    2011 18TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2011,
  • [7] Simulation of TSV copper electrodeposition process with additives
    Luo, Wei
    Cao, Haiyong
    Gao, Liming
    Li, Ming
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 480 - 484
  • [8] Copper electrodeposition into macroporous silicon arrays for through silicon via applications
    Defforge, T.
    Coudron, L.
    Menard, O.
    Grimal, V.
    Gautier, G.
    Tran-Van, F.
    MICROELECTRONIC ENGINEERING, 2013, 106 : 160 - 163
  • [9] Thermal Stress Reduction of Copper Through Silicon Via (TSV) with Annealing
    Van Quy Dinh
    Kondo, Kazuo
    Van Ha Hoang
    Hirato, Tetsuji
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2018, 7 (11) : P689 - P692
  • [10] Fast Copper Plating Process for Through Silicon Via (TSV) Filling
    Wang, Su
    Lee, S. W. Ricky
    PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION, 2011, VOL 11, 2012, : 855 - 863