High-speed PiN photodiode design space exploration to break the speed-efficiency trade-off

被引:0
|
作者
Rawat, Amita [1 ]
Islam, M. Saif [1 ]
机构
[1] Univ Calif Davis, Dept Elect Engn Comp Sci, Davis, CA 95616 USA
关键词
Si-PiN; CMOS compatible; high-speed detection; speed-efficiency trade-off;
D O I
10.1117/12.3003413
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ever-evolving imaging and low-to-single photon-count detection applications demand high-speed, efficient, and complementary metal oxide semiconductor (CMOS) compatible photodetectors. Due to the non-overlapping research and development in the CMOS logic and optoelectronic industry, holistic system optimization is lacking. We propose a PiN device design method addressing the speed-efficiency trade-off and enabling an independent optimization of both speed and absorption efficiency. We present a hybrid device structure combining lateral and vertical PiN architectures. We introduce a highly doped buried P+- region connecting the top P+- contact doping and separating the N+-contact doping by a critical width. The top P+- and N+- contacts are laterally separated by an i-layer for absorption. The use of a lateral i-layer enables a larger volume for efficient photon absorption, and the presence of a highly doped P+- region enables an efficient collection of slow-moving holes after the illumination is turned off. The critical i-layer width sandwiched between the buried P+- region and the N+- contact doping facilitates an efficient conduction path. We optimize the critical width (optimized width = 200 nm) for device capacitance and the admittance to maximize the response time (rise time, fall time, and full-width half maxima). The optimization is performed using ATLAS Silvaco technology computer-aided design software. The optimized device structure possesses 22 GHz 3 dB bandwidth (BW = 0.35/Fall-time) at 850 nm illumination wavelength as against 0.6-10 GHz 3 dB bandwidth range for conventional PiN devices. We also show that reducing the critical width to zero results in impact ionization drive avalanche phenomenon at similar to 6 V applied bias, making these devices suitable for low-power and low-photon count detection. With a large absorber width, an optimized critical conduction path, and a low-bias trigger avalanche process, the proposed photodiodes result in high-speed, high-bandwidth, low-photon count detection, essential for state-of-the-art light detection and ranging systems and the single-photon detectors for quantum communications.
引用
收藏
页数:7
相关论文
共 50 条
  • [21] High-Speed Train Brake Pads Condition Monitoring Based on Trade-Off Contrastive Learning Network
    Zhang, Min
    Li, Jiamin
    Mo, Jiliang
    Shen, Mingxue
    Xiang, Zaiyu
    Zhou, Zhongrong
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2024, 73
  • [22] High-speed Terahertz PIN Photodiode with WR-3 Rectangular Waveguide Output
    Ali, Muhsin
    Garcia-Munoz, Luis Enrique
    Nellen, Simon
    Globisch, Bjoern
    Carpintero, Guillermo
    2020 45TH INTERNATIONAL CONFERENCE ON INFRARED, MILLIMETER, AND TERAHERTZ WAVES (IRMMW-THZ), 2020,
  • [23] Electrical design space exploration for high speed servers
    Wesley, Caleb
    Mutnury, Bhyrav
    Pham, Nam
    Matoglu, Erdem
    Cases, Moises
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1748 - +
  • [24] Design-Space Exploration of Backplane Receivers with High-Speed ADCs and Digital Equalization
    Chung, Hayun
    Wei, Gu-Yeon
    PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 555 - 558
  • [25] Design Space Exploration for High-Speed Implementation of the MISTY1 Block Cipher
    Hasan, Raza
    Khizar, Yasir
    Mahmood, Salman
    Sheikh, Muhammad Kashif
    MATHEMATICAL PROBLEMS IN ENGINEERING, 2021, 2021
  • [26] A low-power high-speed smart sensor design for space exploration missions
    Fang, WC
    ACTA ASTRONAUTICA, 2000, 46 (2-6) : 241 - 250
  • [27] Performance Comparison of Multipliers for Power-Speed Trade-off in VLSI Design
    Vaidya, Sumit R.
    Dandekar, D. R.
    RECENT ADVANCES IN NETWORKING, VLSI AND SIGNAL PROCESSING, 2010, : 262 - +
  • [28] Trade-off between speed and efficiency of silicon metal-i-n photodetectors
    Ghayour, R
    Bakhtazad, A
    SOLID-STATE ELECTRONICS, 1998, 42 (05) : 715 - 720
  • [29] Piecewise linear spine for speed-energy efficiency trade-off in quadruped robots
    Khoramshahi, Mahdi
    Bidgoly, Hamed Jalaly
    Shafiee, Soroosh
    Asaei, Ali
    Ijspeert, Auke Jan
    Ahmadabadi, Majid Nili
    ROBOTICS AND AUTONOMOUS SYSTEMS, 2013, 61 (12) : 1350 - 1359
  • [30] Speed-Energy-Efficiency Trade-off in Hsp70 Chaperone System
    Chauhan, Rupal
    Sharma, Ajeet K.
    JOURNAL OF PHYSICAL CHEMISTRY B, 2024, 128 (49): : 12101 - 12113