High-speed PiN photodiode design space exploration to break the speed-efficiency trade-off

被引:0
|
作者
Rawat, Amita [1 ]
Islam, M. Saif [1 ]
机构
[1] Univ Calif Davis, Dept Elect Engn Comp Sci, Davis, CA 95616 USA
关键词
Si-PiN; CMOS compatible; high-speed detection; speed-efficiency trade-off;
D O I
10.1117/12.3003413
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ever-evolving imaging and low-to-single photon-count detection applications demand high-speed, efficient, and complementary metal oxide semiconductor (CMOS) compatible photodetectors. Due to the non-overlapping research and development in the CMOS logic and optoelectronic industry, holistic system optimization is lacking. We propose a PiN device design method addressing the speed-efficiency trade-off and enabling an independent optimization of both speed and absorption efficiency. We present a hybrid device structure combining lateral and vertical PiN architectures. We introduce a highly doped buried P+- region connecting the top P+- contact doping and separating the N+-contact doping by a critical width. The top P+- and N+- contacts are laterally separated by an i-layer for absorption. The use of a lateral i-layer enables a larger volume for efficient photon absorption, and the presence of a highly doped P+- region enables an efficient collection of slow-moving holes after the illumination is turned off. The critical i-layer width sandwiched between the buried P+- region and the N+- contact doping facilitates an efficient conduction path. We optimize the critical width (optimized width = 200 nm) for device capacitance and the admittance to maximize the response time (rise time, fall time, and full-width half maxima). The optimization is performed using ATLAS Silvaco technology computer-aided design software. The optimized device structure possesses 22 GHz 3 dB bandwidth (BW = 0.35/Fall-time) at 850 nm illumination wavelength as against 0.6-10 GHz 3 dB bandwidth range for conventional PiN devices. We also show that reducing the critical width to zero results in impact ionization drive avalanche phenomenon at similar to 6 V applied bias, making these devices suitable for low-power and low-photon count detection. With a large absorber width, an optimized critical conduction path, and a low-bias trigger avalanche process, the proposed photodiodes result in high-speed, high-bandwidth, low-photon count detection, essential for state-of-the-art light detection and ranging systems and the single-photon detectors for quantum communications.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] Theoretical efficiency limits and speed-efficiency trade-off in myosin motors
    Vilfan, Andrej M.
    Sarlah, Andreja
    PLOS COMPUTATIONAL BIOLOGY, 2023, 19 (07)
  • [2] TRADE-OFF DESIGN FOR HIGH-SPEED PULSE-PROPAGATION IN MICROSTRIP LINES
    VORANANTAKUL, S
    PRINCE, JL
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 1992, 5 (07) : 306 - 309
  • [3] High-Speed Incremental Forming Process: A Trade-Off Between Formability and Time Efficiency
    Khalatbari, H.
    Iqbal, A.
    Shi, Xiaofan
    Gao, Lin
    Hussain, G.
    Hashemipour, M.
    MATERIALS AND MANUFACTURING PROCESSES, 2015, 30 (11) : 1354 - 1363
  • [5] DEVELOPMENT OF AN INTEGRATED HIGH-SPEED SILICON PIN PHOTODIODE SENSOR
    KYOMASU, M
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (06) : 1093 - 1099
  • [6] The speed-accuracy trade-off in space-time
    Hsieh, Tsung-Yu
    Liu, Yeou-Teh
    Newell, Karl M.
    JOURNAL OF SPORT & EXERCISE PSYCHOLOGY, 2011, 33 : S75 - S75
  • [7] HIGH-SPEED FRONT-ILLUMINATED GAINASP INP PIN PHOTODIODE
    YI, MB
    PASLASKI, J
    LIU, YY
    CHEN, TR
    YARIV, A
    ELECTRONICS LETTERS, 1988, 24 (08) : 455 - 456
  • [8] Design space exploration of high-speed busses using statistical methods
    Matoglu, E
    Swaminathan, M
    Cases, M
    Pham, N
    Araujo, DN
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2003, : 19 - 22
  • [9] Speed-power-accuracy trade-off in high-speed ADC's: What about nano-electronics?
    Uyttenhove, K
    Steyaert, M
    PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 341 - 344
  • [10] A high-speed lateral PIN polysilicon photodiode on standard bulk CMOS process
    Zou, Wanghui
    Xia, Yu
    Chen, Diping
    Zeng, Yun
    SOLID-STATE ELECTRONICS, 2017, 129 : 61 - 65