When xURLLC Meets NOMA: A Stochastic Network Calculus Perspective

被引:2
|
作者
Chen, Yuang [1 ]
Lu, Hancheng [1 ]
Qin, Langtian [1 ]
Deng, Yansha [2 ]
Nallanathan, Arumugam [3 ]
机构
[1] Univ Sci & Technol China, Dept EEIS, Hefei, Anhui, Peoples R China
[2] Kings Coll London, Dept Engn, London, England
[3] Queen Mary Univ London, Sch Elect Engn & Comp Sci, Commun Syst Res CSR Grp, London, England
基金
美国国家科学基金会;
关键词
Tail; NOMA; Delays; Resource management; Reliability; Probability; Network architecture;
D O I
10.1109/MCOM.020.2300156
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The advent of next-generation ultra-reliable and low-latency communications (xURLLC) presents stringent and unprecedented requirements for key performance indicators (KPls). As a disruptive technology, non-orthogonal multiple access (NOMA) harbors the potential to fulfill these stringent KPls essential for xURLLC. However, the immaturity of research on the tail distributions of these KPls significantly impedes the application of NOMA to xURLLC. Stochastic network calculus (SNC), as a potent methodology, is leveraged to provide dependable theoretical insights into tail distribution analysis and statistical QoS provisioning (SQP). In this article, we develop a NOMA-assisted uplink xURLLC network architecture that incorporates an SNC-based SQP theoretical framework (SNC-SQP) to support tail distribution analysis in terms of delay, age-of-information (AoI), and reliability. Based on SNC-SQP, an SQP-driven power optimization problem is proposed to minimize transmit power while guaranteeing xURLLC's KPls on delay, AoI, reliability, and power consumption. Extensive simulations validate our proposed theoretical framework and demonstrate that the proposed power allocation scheme significantly reduces uplink transmit power and outperforms conventional schemes in terms of SQP performance.
引用
收藏
页码:90 / 96
页数:7
相关论文
共 50 条
  • [31] Towards the Analysis of Transient Phases with Stochastic Network Calculus
    Beck, Michael
    2016 17TH INTERNATIONAL TELECOMMUNICATIONS NETWORK STRATEGY AND PLANNING SYMPOSIUM (NETWORKS), 2016, : 164 - 169
  • [32] On Deriving Stable Backlog Bounds by Stochastic Network Calculus
    Wang, Yue
    2013 25TH INTERNATIONAL TELETRAFFIC CONGRESS (ITC), 2013,
  • [33] A Stochastic Calculus for Network Systems with Renewable Energy Sources
    Wu, Kui
    Jiang, Yuming
    Marinakis, Dimitri
    2012 IEEE CONFERENCE ON COMPUTER COMMUNICATIONS WORKSHOPS (INFOCOM WKSHPS), 2012, : 109 - 114
  • [34] On Scalable Delay Bound Evaluation with Stochastic Network Calculus
    Han, Yue
    Yao, Mingwu
    Yang, Jungang
    Luo, Yongjian
    Liu, Xuefang
    2020 IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS (ISCC), 2020, : 242 - 247
  • [35] When Sorting Network Meets Parallel Bitstreams: A Fault-Tolerant Parallel Ternary Neural Network Accelerator based on Stochastic Computing
    Zhang, Yawen
    Lin, Sheng
    Wang, Runsheng
    Wang, Yanzhi
    Wang, Yuan
    Qi, Weikang
    Huang, Ru
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1287 - 1290
  • [36] Delay Analysis of Mobile Edge Computing Using Poisson Cluster Process Modeling: A Stochastic Network Calculus Perspective
    Mei, Muyu
    Yao, Mingwu
    Yang, Qinghai
    Qin, Meng
    Kwak, Kyung Sup
    Rao, Ramesh R.
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2022, 70 (04) : 2532 - 2546
  • [37] Improving Delay Bounds in the Stochastic Network Calculus by Using less Stochastic Inequalities
    Nikolaus, Paul
    Schmitt, Jens
    PROCEEDINGS OF THE 13TH EAI INTERNATIONAL CONFERENCE ON PERFORMANCE EVALUATION METHODOLOGIES AND TOOLS ( VALUETOOLS 2020), 2020, : 96 - 103
  • [38] When Network Slicing meets Deep Reinforcement Learning
    Liu, Qiang
    Han, Tao
    CONEXT'19 COMPANION: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON EMERGING NETWORKING EXPERIMENTS AND TECHNOLOGIES, 2019, : 29 - 30
  • [40] When reconfigurable architecture meets network-on-chip
    Soares, R
    Silva, IS
    Azevedo, A
    SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, : 216 - 221