Development of a high-performance arithmetic and logic unit for efficient digital signal processing based on reversible logic and quantum dots

被引:0
|
作者
Jun, Hu [1 ]
Wei, Xiao [1 ]
Anbar, Mohammad [2 ,3 ]
机构
[1] Yiyang Cent Hosp, Dept Cardiac Surg, Yiyang, Hunan, Peoples R China
[2] Tartous Univ, Commun Technol Engn Dept, Tartous, Syria
[3] Gulf Univ Sci & Technol, Dept Math & Nat Sci, Mishref Campus, Kuwait, Kuwait
关键词
CELLULAR-AUTOMATA; FULL-ADDER; DESIGN; QCA; IMPLEMENTATION;
D O I
10.1063/5.0189719
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Digital Signal Processing (DSP) finds a wide range of applications in various fields, including telecommunications, audio and video processing, biomedical engineering, radar systems, and image processing. Previous DSP designs faced limitations in available processing power and computational resources. Insufficient processing power could result in slower execution times, an inability to handle complex algorithms, or limited capacity to process high-speed or large-scale signals. As the demand for minimal power consumption in DSP circuits continues to grow, reversible logic and quantum-dot cellular automata (QCA) have emerged as promising technologies due to their inherent ability to reduce energy loss. Within this landscape, the arithmetic and logic unit (ALU) plays a vital role in complex circuitry, serving as a key component in digital signal processing applications. However, challenges persist, including high quantum cost and the need to limit the number of cells in the ALU design. To address these challenges, our research aims to develop an efficient ALU by integrating reversible logic and QCA technology. Our focus will be on generating essential components, such as Feynman gates, Fredkin gates, and full adder circuits, which serve as foundational building blocks for reversible logic and QCA designs. These components will be combined to construct a comprehensive ALU capable of performing 20 different operations. Our implementation efforts will be centered around QCADesigner, with a specific emphasis on digital signal processing systems that prioritize energy efficiency and optimal utilization of occupied areas.
引用
收藏
页数:9
相关论文
共 50 条
  • [41] High-Performance and Energy-Efficient CNFET-Based Designs for Ternary Logic Circuits
    Jaber, Ramzi A.
    Kassem, Abdallah
    El-Hajj, Ahmad M.
    El-Nimri, Lina A.
    Haidar, Ali Massoud
    IEEE ACCESS, 2019, 7 : 93871 - 93886
  • [42] High-Performance Computing Based on Spin-Diode Logic
    Friedman, Joseph S.
    Wesselse, Bruce W.
    Querlioz, Damien
    Sahakian, Alan V.
    SPINTRONICS VII, 2014, 9167
  • [43] Digital signal processing applications in high-performance synthetic aperture radar processing
    Doerry, AW
    Dubbert, DF
    CONFERENCE RECORD OF THE THIRTY-SEVENTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2003, : 947 - 949
  • [44] Intelligent Signal Gating-Aware Energy-Efficient 8-Bit FinFET Arithmetic and Logic Unit
    Ajitha, D.
    Reddy, M. Chandra Sekhar
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2022, 41 (01) : 299 - 320
  • [45] Intelligent Signal Gating-Aware Energy-Efficient 8-Bit FinFET Arithmetic and Logic Unit
    D. Ajitha
    M. Chandra Sekhar Reddy
    Circuits, Systems, and Signal Processing, 2022, 41 : 299 - 320
  • [46] Design of Speed, Energy and Power Efficient Reversible Logic Based Vedic ALU for Digital Processors
    Gupta, Abhishek
    Malviya, Utsav
    Kapse, Vinod
    3RD NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE 2012), 2012,
  • [47] Dynamically reconfigurable dataflow architecture for high-performance digital signal processing
    Voigt, S.
    Baesler, M.
    Teufel, T.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (11) : 561 - 576
  • [48] INSTRUCTION ISSUE LOGIC FOR HIGH-PERFORMANCE, INTERRUPTIBLE, MULTIPLE FUNCTIONAL UNIT, PIPELINED COMPUTERS
    SOHI, GS
    IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (03) : 349 - 359
  • [49] Comments on "High-Performance and Energy-Efficient CNFET-Based Designs for Ternary Logic Circuits"
    Etiemble, Daniel
    IEEE ACCESS, 2020, 8 : 220015 - 220016
  • [50] HIGH-PERFORMANCE COMPLEMENTARY LOGIC BASED ON GAAS INGAAS ALGAAS HIGFETS
    RUDEN, PP
    AKINWANDE, AI
    NARUM, D
    GRIDER, DE
    NOHAVA, J
    1989 INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 1989, : 117 - 120