A Fully Pipelined High-Performance Elliptic Curve Cryptography Processor for NIST P-256

被引:0
|
作者
Yan, Han [1 ,2 ]
Chen, Shuai [3 ]
Huang, Junying [1 ,2 ]
Ye, Jing [1 ,2 ,4 ]
Li, Huawei [1 ,2 ,4 ]
Li, Xiaowei [1 ,2 ]
机构
[1] Chinese Acad Sci, Inst Comp Technol, State Key Lab Processors, Beijing, Peoples R China
[2] Univ Chinese Acad Sci, Beijing, Peoples R China
[3] Binary Semicond Co Ltd, Rock Solid Secur Lab, Suzhou, Peoples R China
[4] CASTEST Co Ltd, Beijing, Peoples R China
基金
中国国家自然科学基金;
关键词
Elliptic curve cryptography (ECC); elliptic curve point multiplication (ECPM); hardware implementation; AREA-EFFICIENT; MULTIPLICATION;
D O I
10.1109/ETS61313.2024.10567154
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Elliptic curve cryptography (ECC) is widely used in public key encryption, but its high-speed deployment faces challenges due to algorithmic and arithmetic complexity. In this paper, we present a high-performance ECC processor for the elliptic curve point multiplication (ECPM) of NIST P-256. Our approach employs a fully pipelined architecture featuring a 7-stage, 256-bit multiplier operating at a high frequency. To manage the data flow of the ECPM operation process, we devise a controller equipped with configurable instructions, which provides ECPM operations with higher flexibility to meet diverse contextual requirements. Additionally, we introduce a compact pipeline schedule to reduce ECPM computation clock cycles. The proposed LUT-based design achieves ECPM computation in 0.039 ms on FPGA (Virtex-7 platform) and 0.037 ms on ASIC (90nm technology), requiring only 10712 clock cycles.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] HIGH PERFORMANCE SYNCHRONIZED DUAL ELLIPTIC CURVE CRYPTO-PROCESSOR
    Zadeh, Abdulah Abdulah
    2009 IEEE 22ND CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1 AND 2, 2009, : 450 - 453
  • [42] RSD-based high-performance radix-4 Montgomery Modular Multiplication for Elliptic Curve Cryptography
    Zhao, Shilei
    Zheng, Jiwen
    Shao, Yutong
    Huang, Hai
    Liu, Zhiwei
    Yu, Bin
    Zhang, Ziyue
    MICROELECTRONICS JOURNAL, 2024, 153
  • [43] High performance elliptic curve cryptographic processor over GF(2163)
    Choi, Hyun Min
    Hong, Chun Pyo
    Kim, Chang Hoon
    DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 290 - 295
  • [44] High-performance architecture of elliptic curve scalar multiplication
    Ansari, Bijan
    Hasan, M. Anwar
    IEEE TRANSACTIONS ON COMPUTERS, 2008, 57 (11) : 1443 - 1453
  • [45] A High-Throughput Processor for Dual-Field Elliptic Curve Cryptography with Power Analysis Resistance
    Li, Wei
    Zeng, Xiaoyang
    Feng, Xiao
    Dai, Zibin
    IEEE 12TH INT CONF UBIQUITOUS INTELLIGENCE & COMP/IEEE 12TH INT CONF ADV & TRUSTED COMP/IEEE 15TH INT CONF SCALABLE COMP & COMMUN/IEEE INT CONF CLOUD & BIG DATA COMP/IEEE INT CONF INTERNET PEOPLE AND ASSOCIATED SYMPOSIA/WORKSHOPS, 2015, : 570 - 577
  • [46] High Performance FPGA Implementation of Elliptic Curve Cryptography over Binary Fields
    Liu, Shuai
    Ju, Lei
    Cai, Xiaojun
    Jia, Zhiping
    Zhang, Zhiyong
    2014 IEEE 13TH INTERNATIONAL CONFERENCE ON TRUST, SECURITY AND PRIVACY IN COMPUTING AND COMMUNICATIONS (TRUSTCOM), 2014, : 148 - 155
  • [47] A low-power and low-energy flexible GF(p) elliptic-curve cryptography processor
    Hamid Reza Ahmadi
    Ali Afzali-Kusha
    Journal of Zhejiang University SCIENCE C, 2010, 11 : 724 - 736
  • [48] A low-power and low-energy flexible GF(p) elliptic-curve cryptography processor
    Ahmadi, Hamid Reza
    Afzali-Kusha, Ali
    JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE C-COMPUTERS & ELECTRONICS, 2010, 11 (09): : 724 - 736
  • [49] A low-power and low-energy flexible GF(p) elliptic-curve cryptography processor
    Hamid Reza AHMADI
    Ali AFZALI-KUSHA
    Frontiers of Information Technology & Electronic Engineering, 2010, (09) : 724 - 736
  • [50] Improvements for High Performance Elliptic Curve Cryptosystem Processor over GF(2163)
    Loi, K. C. Cinnati
    Ko, Seok-Bum
    2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 140 - 144