Wafer-scale 3D Integration of 2D Materials

被引:0
|
作者
Das, Saptarshi [1 ]
机构
[1] Penn State Univ, University Pk, PA 16802 USA
关键词
D O I
10.1109/VLSITSA60681.2024.10546377
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页数:1
相关论文
共 50 条
  • [21] Aligned 2D carbon nanotube liquid crystals for wafer-scale electronics
    Jinkins, Katherine R.
    Foradori, Sean M.
    Saraswat, Vivek
    Jacobberger, Robert M.
    Dwyer, Jonathan H.
    Gopalan, Padma
    Berson, Arganthael
    Arnold, Michael S.
    SCIENCE ADVANCES, 2021, 7 (37)
  • [22] A general ink formulation of 2D crystals for wafer-scale inkjet printing
    Hu, Guohua
    Yang, Lisong
    Yang, Zongyin
    Wang, Yubo
    Jin, Xinxin
    Dai, Jie
    Wu, Qing
    Liu, Shouhu
    Zhu, Xiaoxi
    Wang, Xiaoshan
    Wu, Tien-Chun
    Howe, Richard C. T.
    Albrow-Owen, Tom
    Ng, Leonard W. T.
    Yang, Qing
    Occhipinti, Luigi G.
    Woodward, Robert, I
    Kelleher, Edmund J. R.
    Sun, Zhipei
    Huang, Xiao
    Zhang, Meng
    Bain, Colin D.
    Hasan, Tawfique
    SCIENCE ADVANCES, 2020, 6 (33)
  • [23] WAFER-SCALE INTEGRATION
    CATT, I
    WIRELESS WORLD, 1982, 88 (1554): : 67 - 67
  • [24] Challenges and opportunities in integration of 2D materials on 3D substrates: Materials and device perspectives
    Neupane, Mahesh R.
    Ruzmetov, Dmitry
    Burke, Robert
    Birdwell, A. Glen
    Taylor, Decarlos
    Chin, Matthew
    O'Regan, Terrance
    Crowne, Frank
    Nichols, Barbara
    Shah, Pankaj
    Byrd, Edward
    Ivanov, Tony
    2018 76TH DEVICE RESEARCH CONFERENCE (DRC), 2018,
  • [25] WAFER-SCALE INTEGRATION
    DAVIS, B
    IEEE SPECTRUM, 1984, 21 (12) : 16 - 16
  • [26] Overlay as the key to drive wafer scale 3D integration
    Steen, Steven E.
    LaTulipe, Douglas
    Topol, Anna W.
    Frank, David J.
    Belote, Kevin
    Posillico, Dominick
    MICROELECTRONIC ENGINEERING, 2007, 84 (5-8) : 1412 - 1415
  • [27] A 3D view on 2D materials
    Novoselov, Kostya
    Demming, Anna
    PHYSICS WORLD, 2019, 32 (05) : 15 - 15
  • [28] WAFER-SCALE INTEGRATION
    THORPE, T
    WIRELESS WORLD, 1981, 87 (1548): : 43 - 43
  • [29] High-Precision Mapping and Analysis of Wafer-Scale Distortions in InP Membranes to Si 3D Integration
    Abdi, S.
    Zozulia, A.
    Bolk, J.
    Geluk, E. J.
    Williams, K.
    Jiao, Y.
    IEEE ACCESS, 2024, 12 : 92215 - 92226
  • [30] The roles of "3d/2d" and "3d/3d" topography simulators in virtual wafer fabs
    Cale, TS
    Merchant, TP
    Borucki, LJ
    SEMICONDUCTOR PROCESS AND DEVICE PERFORMANCE MODELLING, 1998, 490 : 201 - 212