FPGA-based hardware/firmware co-design for real-time radiometric correction onboard microsatellite

被引:0
|
作者
Ghelamallah, Youcef [1 ]
Rachedi, Azzeddine [1 ]
机构
[1] Algerian Space Agcy, Satell Dev Ctr, POS 50 Ilot T12 Bir El Djir, Oran 31130, Algeria
关键词
Earth observation microsatellite; CCD sensor; Multispectral imager; Radiometric image correction; FPGA;
D O I
10.1007/s11554-024-01536-3
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Remote sensing images are inevitably produced with radiometric artifacts due to the photo-response non-uniformity of charge-coupled device (CCD) sensors. In situations where time constraints demand the prompt acquisition of imaging products, integrating an onboard radiometric correction system becomes essential. This paper advocates for a hardware-firmware co-design approach to achieve radiometric correction within the payload front-end electronics (FEE), leveraging the capabilities of field programmable gate array circuits (FPGA). The selection of an appropriate CCD sensor and optical device is guided by a thorough payload mission analysis, ensuring compliance with the specifications derived from Alsat-1B, the Algerian microsatellite launched in September 2016. Simulation results demonstrate that the designed FPGA firmware effectively controls the CCD sensor and configures its settings to achieve real-time radiometric correction of the acquired pixels in accordance with the mission requirements. To ensure efficient utilization during imaging operations, a hardware solution for onboard storage and in-orbit update of the radiometric coefficients has been considered for the radiometric correction system.
引用
收藏
页数:11
相关论文
共 50 条
  • [41] FPGA-Based Design for Real-Time Crack Detection Based on Particle Filter
    Chisholm, Tim
    Lins, Romulo
    Givigi, Sidney
    IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2020, 16 (09) : 5703 - 5711
  • [42] A Hardware-Software Co-Design For A Real-Time Spectral Subtraction Based Noise Cancellation System
    Adiono, Trio
    Purwita, Ardimas Andi
    Haryadi, Ricky
    Mareta, Rella
    Priandana, Eka Rakhman
    2013 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS SYSTEMS (ISPACS), 2013, : 5 - 10
  • [43] A Hardware/Software Co-Design Approach for Control Applications with Static Real-Time Reallocation
    Janssen, Benedikt
    Naserddin, Moataz
    Huebner, Michael
    2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2016, : 241 - 246
  • [44] FPGA-based Real-Time Hardware-In-the-Loop Simulator of a Mini Solar Power Station
    Debreceni, T.
    Koekenyesi, T.
    Sueto, Z.
    Varjasi, I.
    2014 IEEE INTERNATIONAL ENERGY CONFERENCE (ENERGYCON 2014), 2014, : 70 - 75
  • [45] Modelling A FPGA-based LLC Converter for Real-time Hardware-in-the-loop (HIL) Simulation
    Ji, Fan
    Fan, Hongtao
    Sun, Yaojie
    2016 IEEE 8TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE (IPEMC-ECCE ASIA), 2016,
  • [46] PhD Forum: An FPGA-based design for real-time Super Resolution Reconstruction
    Marin, Yoan
    Miteran, Johel
    Dubois, Julien
    Heyrman, Barthelemy
    Ginhac, Dominique
    PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON DISTRIBUTED SMART CAMERAS (ICDSC'18), 2018,
  • [47] FPGA-based real-time Phase Measuring Profilometry algorithm design and implementation
    Zhan, Guomin
    Tang, Hongwei
    Zhong, Kai
    Li, Zhongwei
    Shi, Yusheng
    OPTICAL METROLOGY AND INSPECTION FOR INDUSTRIAL APPLICATIONS IV, 2016, 10023
  • [48] An FPGA-based Real-Time Nonuniformity Correction System for Infrared Focal Plane Arrays
    Redlich, Rodolfo
    Carvajal, Gonzalo
    Figueroa, Miguel
    ASAP 2011 - 22ND IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2011), 2011, : 202 - 208
  • [49] Design and Implementation of an FPGA-Based DNN Architecture for Real-time Outlier Detection
    Mohamed, Nadya
    Cavallaro, Joseph
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2023, 95 (07): : 845 - 861
  • [50] Design and Implementation of an FPGA-Based DNN Architecture for Real-time Outlier Detection
    Nadya Mohamed
    Joseph Cavallaro
    Journal of Signal Processing Systems, 2023, 95 : 845 - 861