Optimization and Performance Modeling of Stencil Computations on ARM Architectures

被引：0
|
作者：
Zhang, Kaifang [1 ]
Su, Huayou [1 ]
Zhang, Peng [2 ,3 ]
Dou, Yong [1 ]
机构：
[1] National University of Defense Technology, National Key Laboratory for Parallel and Distribution Processing, Changsha, China
[2] Caep Software Center for High Performance Numerical Simulation, Beijing, China
[3] Institute of Applied Physics and Computational Mathematics, Beijing, China
来源：
Proceedings - 2020 IEEE 22nd International Conference on High Performance Computing and Communications, IEEE 18th International Conference on Smart City and IEEE 6th International Conference on Data Science and Systems, HPCC-SmartCity-DSS 2020 | 2020年
关键词：
ARM architecture - Optimization and performance - Optimization parameter - Performance Model - Performance monitors - Prediction errors - Scientific and engineering applications - Stencil computations;
D O I：
9408060
中图分类号：
学科分类号：
摘要：
26
引用
收藏
页码：113 / 121
相关论文
共 50 条
  • [41] Fine pitch stencil printing process modeling and optimization
    Li, Y
    Mahajan, RL
    Nikmanesh, N
    [J]. JOURNAL OF ELECTRONIC PACKAGING, 1996, 118 (01) : 1 - 6
  • [42] Guest Editors' Note Special Issue On High-Performance Stencil Computations
    Grosslinger, Armin
    Kostler, Harald
    [J]. PARALLEL PROCESSING LETTERS, 2014, 24 (03)
  • [43] Delivering Performance-Portable Stencil Computations on CPUs and GPUs Using Bricks
    Zhao, Tuowen
    Williams, Samuel
    Hall, Mary
    Johansen, Hans
    [J]. PROCEEDINGS OF 2018 IEEE/ACM INTERNATIONAL WORKSHOP ON PERFORMANCE, PORTABILITY AND PRODUCTIVITY IN HPC (P3HPC 2018), 2018, : 59 - 70
  • [44] YaskSite: Stencil Optimization Techniques Applied to Explicit ODE Methods on Modern Architectures
    Alappat, Christie L.
    Seiferth, Johannes
    Hager, Georg
    Korch, Matthias
    Rauber, Thomas
    Wellein, Gerhard
    [J]. CGO '21: PROCEEDINGS OF THE 2021 IEEE/ACM INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION (CGO), 2021, : 174 - 186
  • [45] Double precision stencil computations on Kepler GPUs
    Vizitiu, Anamaria
    Itu, Lucian
    Lazar, Laszlo
    Suciu, Constantin
    [J]. 2014 18TH INTERNATIONAL CONFERENCE SYSTEM THEORY, CONTROL AND COMPUTING (ICSTCC), 2014, : 123 - 127
  • [46] The memory behavior of cache oblivious stencil computations
    Matteo Frigo
    Volker Strumpen
    [J]. The Journal of Supercomputing, 2007, 39 : 93 - 112
  • [47] Parameterized Diamond Tiling for Parallelizing Stencil Computations
    Wijesinghe, T.
    Senevirathne, K.
    Siriwardhana, C.
    Visitha, W.
    Jayasena, S.
    Rusira, T.
    Hall, M.
    [J]. 2017 3RD INTERNATIONAL MORATUWA ENGINEERING RESEARCH CONFERENCE (MERCON), 2017, : 99 - 104
  • [48] Autotuning divide-and-conquer stencil computations
    Natarajan, Ekanathan Palamadai
    Dehnavi, Maryam Mehri
    Leiserson, Charles
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2017, 29 (17):
  • [49] Autotuning Stencil-Based Computations on GPUs
    Mametjanov, Azamat
    Lowell, Daniel
    Ma, Ching-Chen
    Norris, Boyana
    [J]. 2012 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING (CLUSTER), 2012, : 266 - 274
  • [50] Stencil Computation Optimization and Auto-tuning on State-of-the-Art Multicore Architectures
    Datta, Kaushik
    Murphy, Mark
    Volkov, Vasily
    Williams, Samuel
    Carter, Jonathan
    Oliker, Leonid
    Patterson, David
    Shalf, John
    Yelick, Katherine
    [J]. INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, 2008, : 510 - +
12345