共 50 条
- [2] Modeling Stencil Computations on Modern HPC Architectures [J]. HIGH PERFORMANCE COMPUTING SYSTEMS: PERFORMANCE MODELING, BENCHMARKING, AND SIMULATION, 2015, 8966 : 149 - 171
- [3] Multilevel parallelism optimization of stencil computations on SIMDlized NUMA architectures [J]. JOURNAL OF SUPERCOMPUTING, 2021, 77 (11): : 13584 - 13600
- [4] Multilevel parallelism optimization of stencil computations on SIMDlized NUMA architectures [J]. The Journal of Supercomputing, 2021, 77 : 13584 - 13600
- [5] Unleashing the performance of ccNUMA multiprocessor architectures in heterogeneous stencil computations [J]. JOURNAL OF SUPERCOMPUTING, 2019, 75 (12): : 7765 - 7777
- [6] Unleashing the performance of ccNUMA multiprocessor architectures in heterogeneous stencil computations [J]. The Journal of Supercomputing, 2019, 75 : 7765 - 7777
- [7] Modeling Optimization of Stencil Computations Via Domain-level Properties [J]. PROCEEDINGS OF THE THIRTEENTH INTERNATIONAL WORKSHOP ON PROGRAMMING MODELS AND APPLICATIONS FOR MULTICORES AND MANYCORES (PMAM '22), 2022, : 35 - 44
- [8] Performance Improvement of Stencil Computations for Multi-core Architectures based on Machine Learning [J]. INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE (ICCS 2017), 2017, 108 : 305 - 314
- [9] Automatic Performance Tuning of Stencil Computations on GPUs [J]. 2015 44TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING (ICPP), 2015, : 300 - 309
- [10] Automatically Optimizing Stencil Computations on Many-Core NUMA Architectures [J]. LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, LCPC 2016, 2017, 10136 : 137 - 152