共 50 条
- [42] A Hardware Acceleration Scheme for Memory-Efficient Flow Processing 2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 437 - 442
- [43] A Memory-Efficient Hardware Architecture for Deformable Convolutional Networks 2021 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS 2021), 2021, : 140 - 145
- [44] SAFER SLOTH: Efficient, Hardware-Tailored Memory Protection 2014 IEEE 20TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS), 2014, : 37 - 47
- [46] Efficient Management of Speculative Data in Hardware Transactional Memory Systems 2008 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2008, : 158 - 164
- [47] Efficient execution of speculative threads and transactions with hardware transactional memory FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2014, 30 : 242 - 253