A miniature design of binary subtractor using 2-D photonic crystal structure for high-speed applications

被引:2
|
作者
Swarnakar, Sandip [1 ]
Kumar, Katta Bhavan [1 ]
Yashwanth, Kuruva Chavadi [1 ]
Saikiran, Yerravalli [1 ]
Rakesh, Naddi Venkata [1 ]
Muduli, Arjuna [2 ]
Kumar, Santosh [3 ]
机构
[1] G Pullaiah Coll Engn & Technol, Dept Elect & Commun Engn, Photon Lab, Kurnool 518002, Andhra Pradesh, India
[2] Koneru Lakshmaiah Educ Fdn, Dept Elect & Commun Engn, Guntur 522302, Andhra Pradesh, India
[3] Liaocheng Univ, Sch Phys Sci & Informat Technol, Shandong Key Lab Opt Commun Sci & Technol, Liaocheng 252059, Shandong, Peoples R China
来源
RESULTS IN OPTICS | 2023年 / 13卷
关键词
Photonic crystals waveguides; Interference principle; FDTD; Photonic band gap; Contrast ratio; Insertion loss; PROPOSAL; COMPACT;
D O I
10.1016/j.rio.2023.100439
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
The expansion of the digital market is accelerating, and for faster communication, optical technologies have been developed. The binary subtractor is a combinational circuit that can compute the subtraction operations in arithmetic logic unit (ALU). The desired design is depicted as a 2-D structure with two T-shaped waveguides, and it is operates at a wavelength of 1550 nm. The design is verified and analyzed using finite-difference-timedomain (FDTD) method. It is also verified using MATLAB software. The identical design has been computed and simulated numerous times in this work, but with different lattice constants, refractive indices, and silicon rod radii. In this study, photonic crystals are used to construct a binary subtractor that is both compact and capable of producing a high contrast ratio (5.185 dB for difference and 17.78 dB for borrow). Moreover, the transmission efficiency is achieved 89.3%, insertion loss is 0.49 dB, and the response time and bit rate are achieved by 0.0204 Ps and 49.01 Tbps respectively.
引用
收藏
页数:9
相关论文
共 50 条
  • [21] Design and optimization of 32 channel DWDM demultiplexer using 2-D slab photonic crystal
    Bakhtazad, A
    Kirk, AG
    [J]. 2005 IEEE LEOS Annual Meeting Conference Proceedings (LEOS), 2005, : 179 - 180
  • [22] High-speed all-optical 2-bit multiplier based on photonic crystal structure
    Liaghati-Rad, M.
    Soroosh, M.
    Kosarian, A.
    [J]. PHOTONIC NETWORK COMMUNICATIONS, 2022, 43 (03) : 193 - 203
  • [23] High-speed all-optical 2-bit multiplier based on photonic crystal structure
    M. Liaghati-Rad
    M. Soroosh
    A. Kosarian
    [J]. Photonic Network Communications, 2022, 43 : 193 - 203
  • [24] A high-speed 2-D transform architecture with unique kernel for multi-standard video applications
    Huang, Chong-Yu
    Chen, Lien-Fei
    Lai, Yeong-Kang
    [J]. PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 21 - 24
  • [25] Extraction efficiency enhancement of LEDs using 2-D photonic crystal
    Zhi-quan Li
    Ya-nan Wang
    Wen-chao Li
    Ping Cao
    Jing-ru Zhang
    [J]. Optoelectronics Letters, 2012, 8 (3) : 186 - 189
  • [26] Extraction efficiency enhancement of LEDs using 2-D photonic crystal
    李志全
    王亚男
    李文超
    曹平
    张景茹
    [J]. Optoelectronics Letters, 2012, 8 (03) : 186 - 189
  • [27] Extraction efficiency enhancement of LEDs using 2-D photonic crystal
    Li Zhi-quan
    Ya-nan, Wang
    Li Wen-chao
    Cao Ping
    Zhang Jing-ru
    [J]. OPTOELECTRONICS LETTERS, 2012, 8 (03) : 186 - 189
  • [28] A High-Speed 2-D IDCT Processor for Image/Video Decoding
    Chen, Zhang-jin
    Zhang, Zhi-gao
    [J]. PROCEEDINGS OF THE 2009 2ND INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOLS 1-9, 2009, : 3494 - +
  • [29] High-speed VLSI implementation of 2-d discrete wavelet transform
    Cheng, Chao
    Parhi, Keshab K.
    [J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2008, 56 (01) : 393 - 403
  • [30] A high-speed 2-D topography simulator based on a pixel model
    Tazawa, S
    Ochiai, K
    Matsuo, S
    Nakajima, S
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (04) : 386 - 397